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Summary
The aim of this thesis is to investigate a design of a microcontroller based embedded
system that will be used to minimise cable harness on the SUNSAT micro-satellite.
The system is called CAN node.
The CAN node(s) implements CAN (Controller Area Network) serial bus architecture
protocol. The protocol is implemented on the two nodes to transport data from the
TCMD tot he 0 ther trays 0 f SUNSAT. CAN node( s) design proj ect focuses on the
TCMD tray, because it is the central point for data communication in SUNSAT and it
acts as the eyes and hands of the satellite's operator. As a result most of the
communication cables are located at this tray. The two nodes are called TX-node and
RX-nodes. The TX-node is used to collect data from the TCMD tray and transmits
them serially to RX-node. The RX-nodes receives the TCMD data from TX-node and
transmits these data to their respective nodes. In application RX-nodes need to be ten,
but only one is used for testing purpose.
The design had its shortcomings, of which they are discussed in this thesis. The
recommendations of an ideal system are also given to elaborate how the system
should behave in the real situation.
Despite its shortcomings, the CAN node(s) project has successfully proven that cable
harness on the TCMD tray of SUNSAT can be minimised by using CAN technology.
ii
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Opsoming
Die doel van hierdie tesis is om die ontwerp van 'n mikro-beheerder gebaseerde stelsel wat die
SUNSA T mikro-satelliet kabel harnas sal verklein, te ondersoek. Die stelsel word die CAN nodus
genoem.
Die CAN nodus implementeer die CAN (Controller Area Network) bus argitektuur protokol. Die
protokol is op twee nodusse geïmplementeer om data vanaf die TCMD na ander laaie van SUNSAT
te voer. Die CAN nodus ontwerp fokus op die TCMD laai, want dit is die sentrale punt vir data
kommunikasie in SUNSA T en dit tree soos die oog en hande van die satelliet operateur op. As 'n
gevolg, is die meeste van die kommunikasie kabels in hierdie laai. Die twee nodusse is genoem TX-
nodus en RX-nodus. TX-nodus word gebruik om die data van die TCMD af te kollekteer en dan
versprei hulle tot hulle onderskeie nodusse. In die toepaslik moet daar tien RX-nodusse wees, maar
net een is gebruik terwille van die toets. Die ontwerp het sy eie tekortkomings, wat in hierdie tesis
bespreek word. Die rekommendasie van 'n ideale stelsel is ook gemaak om te bewys hoe die stelsel
dit in 'n ware situasie moet gedra.
Ongeag die tekortkomings daarvan, het die CAN-nodus projek suksesvol bewys dat die kabel
harnas in die TCMD laai van SUNSAT kan verminder word deur die gebruik van die CAN
tegnologie.
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Chapter 1
1 Introduction
The mam aim for this project is to design a Controller Area Network (CAN)
technology based embedded digital system, in order to minimise cable harness on
SUNSAT telecommand tray. Throughout this literature the system will be referred to
as CAN node(s). This chapter gives the introduction of the design by (1) briefly
explaining the background for the studies, (2) highlighting some few points that
explain the need for cable harness minimisation and (3) concluding with an overview
of a ll t he chapters. T he i dea ist 0 u se a Serial B us Architecture ( SBA) protocol to
reduce cable harness into few cables. SBA can be defined as a network protocol that
is implemented over a serial communication wire. Although there are many SBA
protocols, CAN have been chosen for this p roj eet. The reasons a nd advantages for
using CAN technology will bed iscussed inC hapter 3 (Evaluation 0 f various S BA
technologies ).
1.1 Background
SUNSAT (Stellenbosch University Satellite) is a LEOI amateur micro-satellite,
which, was built by the University of Stellenbosch (in 1991). It was then successfully
launched (in 1994) as the first satellite to be launched in the history of South Africa.
One of its main objectives was to provide further researches and exploration for South
Africa in the field of satellite engineering. Figure 1.1 gives a block structure of
SUNSAT. The satellite consists of eleven (11) trays. Each of these trays houses one or
more of the satellite' subsystems [1]. As it can be seen in figure 1.1, the signals
between different layers are transported to and from different subsystems via
dedicated wires.
The control of all subsystems on the satellite originates in the telecommand (TCMD)
system, and as a result, 232 control lines are implemented, enabling the system to
I LEO-Low Earth Orbiting satellite.
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manage hardware functions all over the satellite [2]. Therefore CAN node(s) design
project focuses on this tray.
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Figure 1.1: SUNSAT block diagram
Throughout this text, the words telecommand system and TCMD will be used
interchangeably. The detailed description for this tray will be given in the next chapter
(chapter 2).
1.2 The Need for Cable Harness Minimisation
CAN node(s) design project IS one of the necessary marginal changes on the
SUNSA T to address the need of minimising the complex harness of cables around the
TCMD system. Several studies on SUNSATI have shown that it is crucial to
minimise the cables around the system. The following points show that it is crucial to
minimise cable harness on SUNSAT structure.
2
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• The spaces for these cables are limited and the number of cabling must be
minimised [1].
• The number of cables running through the satellite increases the chances of any
single line failure, considering the effect of vibration during launch on the
soldered connection [3].
• It is has been found difficult and time consuming to trace or diagnose a problem
during system testing.
• These cables increase the weight of the satellite.
• Cables must be minimised to increase satellite's flexibility and reliability
1.3 Report Overview
The goal of this report is to describe the design and implementation of CAN node(s).
Chapter 2 shows how CAN node(s) design fits in the whole picture of SUNSAT by
describing the environment under which it (CAN node(s)) will be operating. The
CAN node's objectives are explained by giving the systems specifications.
Chapter 3 gives the evaluation 0 f several SBAs. CANt echnology i s discussed and
compared to other serial bus architectures, to clarify the reasons of using it (CAN) as
the preferred method of design.
Chapter 4 gives the design implementations of CAN node(s). This chapter explains
how the system was built based on its schematic diagram. The functionality and
operations of all the components used in the design are discussed in-detail.
Chapter 5 deals with the testing, debugging of the hardware and software. It
highlights the problems encountered during the testing and then explains the solutions
that were made to fix all the problems.
Chapter 6 explains the integration of the final software and the modified hardware, in
order to test the whole principle of CAN node( s) design.
3
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Chapter 7 gives the results of the project. This chapter explains the successes as well
as the shortcomings of CAN node(s) design.
Chapter 8 discusses the conclusion and the recommendations for an ideal system. The
recommendations are explained to show how the ideal CAN node(s) could be
implemented.
4
Stellenbosch University http://scholar.sun.ac.za
Chapter 2
2 Design Considerations
The design of CAN node(s) is carried-out with the considerations of the environment
of operation. In this case, the telecornmand system together with all other systems to
be interfaced with, act as the environment of consideration.
This chapter begins by explaining the objectives for the CAN node(s) by defining the
system's specifications. It then focuses on the thorough description of the
telecornmand system, because control of all subsystems on the satellite originates in
the TCMD system (as highlighted in chapter 1).
2.1 Objectives
To emphasis the objectives for this project the following system's specifications are
considered:
• This system should be able to provide SUNSAT with the reduction of a number of
complex wires into a serial bus connection.
• It should be able to provide flexible connectivity, thereby improving SUNSAT
testability.
• The reliability of the system should include elimination of complex failure modes.
2.2 The TCMD System's Functional Definition
SUNSAT _12 structure compnses of 11 interlocking aluminium trays. See the
SUNSAT block diagram in figure 2.1. As it can be seen here, the telecomand
(TCMD) forms a physically separated unit on its own. Hardware interfacing between
the different trays is implemented on two opposite sides of the structure using wiring
harnesses [4].
2 The words SUNSAT-l or SUNSAT-2 are used to distinguish the existing SUNSAT micro-satellite
from the future generations of SUNSAT micro-satellite respectively.
5
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OPTICS
Figure 2.1: Block representation of SUNSAT layered structure
The telecommand module of SUNSAT is responsible for the configuration of
subsystems, controlling power switches of modules, selecting different paths for data
flow (to and from the satellite and other systems), or choosing operation modes, [2]
(Only few responsibilities are mentioned here).
Typically, a command in the form of a binary data stream is formatted in the ground
station and transmitted to a number of receivers and demodulators in the satellite via
the RF communication link.
GROUND
STATION
EARTH
Figure 2.2: Function of TCMD
TCMD
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In the satellite, the command decoder exammes incoming data to determine if
commands are present. When a command is detected and verified, the TCMD
responds by setting one or a number of command latches. The following diagram
(figure 2.3) shows the TCMD system's components.
Com mand Source Com mand Decoder
Command logic
and Interface
Circuitry
Figure 2.3: The three main TCMD functional components
These TCMD components are discussed in full in the following subsections.
2.2.1 Command Source
The RF up-link is not the only source of command in TCMD system; the commands
can also originate from the on-board computers and the test port (which is used for
\
test purposes). See figure 2.4 for these command sources.
RF Uplink
~
nlfl------.~To Command Decoder
'-==~
On-Board
Computer
Test Port CD
Figure 2.4: Command Sources
-
The RF link is the most important source of commands, since it acts as a gateway to
the satellite [5]. These commands are received and demodulated by 1200-Baud and
9600-Baud modems implemented on the TCMD system (See figure 2.7 in page 10 for
a complete TCMD system).
7
Stellenbosch University http://scholar.sun.ac.za
On SUNS AT the On-Board Computers (OBCI and OBC2) control the telecommand
system for most of the mission, as the satellite spends majority of its orbit being out of
sight of the ground station. The software uploaded to the OBCs keeps track 0 fall
hardware functions required during flight. Each OBC can use either its own dedicated,
eleven wires parallel data interface to the TCMD system, or use the SUNSAT Serial
Bus (SSB) [4]. The SSB is common to both OBCs and the microprocessors of the
TCMD and the power system [4].
The hard line test interface (Test Port) is one of the command sources, which is not
used during the normal operation of a spacecraft. It serves as an easily accessible port
to the TCMD system, which can be used to issue commands, monitor debug
parameters, and verify system performance during the testing, integration and
checkout phases of the project [5].
2.2.2 Command Decoder
Consider the following figure (figure 2.5), where the function of the command
decoder is broken into three different tasks, namely the commands source
arbitration, command decoding and command message validation.
Ac
Command Source r--- Command Decoding - Command Mesuge -Arbitration Validation
! Rejected
cepted commands to Command
Logic & tnterface Circuitry
Commands
Figure 2.5: Three functional units of the Command decoder
The command source arbitration unit is used to make selection of the different
sources from the command source component. The command-decoding unit decodes
the received command to reproduce the original command message. The command
message validation is made up of the reception of the synchronisation code, checking
command message length; an exact match of the spacecraft address; an exact match of
8
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any fixed bit patterns or unused message bits; and lack of error detecting using error
check polynomial code [5]. The errors that could not be fixed by this unit are rejected.
2.2.3 Command Logic and Interface Circuitry
A typical TCMD system provides two types of command outputs: discrete and serial
(See figure 2.6 in the next page). Discrete commands have a fixed amplitude and
pulse duration and consist of two basic types:
• High-level discrete commands: a +28V, 10 to 100 ms pulse used to drive a
latching relay coil or fire an ordnance device [5].
• High-level discrete commands: An open collector or 5V pulse typically
interfacing with digital logic [5].
Accepted commands
High level f----discrete
Command
Low level- Message r----- discrete f----Decoding
Serial -
Figure 2.6: Command Logic and Interface Circuitry
UI:;
Cl.
:;
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o
o
A serial command is a three-signal interface consisting of a shift clock; serial
command data; and a data enable, used to indicate that the interface is active. The
interface circuitry has to adapt the logic signals of the command message decoder to
match the requirements of the specific type of command [5].
)
",
" 9 ").
I) \.\
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2.2.4 Command Outputs
Consider figure 2.7 (shown below), which shows the complete block diagram of the
TCMD system. The system implements two identical subsystems (subsystem 1 and
subsystem 2) for redundancy purposes. Each subsystem has 232 switches (using
latches and flip-flops) as command outputs [2]. Subsystem 1 can receive commands
from two of the four telecommand modems (one 1200-Baud and one 9600-Baud) and
both OBCs. Subsystem 2 can receive commands from the remaining two-
telecommand modems, as well as from both OBCs.
-------------------------------------------------------------------sl.ai-sys-fê-m--·f---------------------------------------------,
To other
subsystems
~~___L__JD--
l §_~_~!i_y:!i_~~_'!!__~ _i
Figure 2.7: Block Diagram Layout of the Complete Tele-command System
To other
The data flow entering the satellite via the modems is continuously monitored for
validity by the discrete subsystem (indicated as Discrete Sub in figure 2.7). The
functionality of the 8031-based subsystem (8031 sub) is equivalent to that of discrete
subsystem and also connects the back-up serial connection via the SUNSAT serial bus
(SSB) [4]. The OBC Buffer forms a parallel buffer to allow control from the OBCs.
Time diversity (Time Divers) is used to force any command to be received twice
before any action is taken [4]. The address decoding (Address Dec) is done to select a
specific latch (see the next section for more details) to be switched. Each subsystem
(subsystem 1&2) has 232 switches of which 128 are bit addressable (referred to Bit
Latches) and 104 are byte addressable (referred to Bit Latches). The switches are
combined using exclusive-or (XOR), this is done so that if an output of subsystem 1,
10
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for example, gets stuck at one logic level, the output of the X OR-gate can still be
changed by altering the other input of the gate using subsystem 2.
2.3 Attachment of CAN node(s) to the commands outputs
The T CMD system implements two types 0 f 1atches (as mentioned in the previous
section) namely: Bit latches and Byte Latches. Due to layout restrictions only 15x8 bit
latches and 14x8 byte latches are implemented to provide the 232-telecommand
output switches [4]. In the case of bit addressable latches, every single bit can be
switched without affecting the other 7-bits i.e. each line can be set/reset individually.
In the case of the byte addressable latches, all 8-bits of the byte can be controlled at
once. In SUNSAT-1 the 232-telecommands output signals from the latches are
transported to the other SUNSAT systems via dedicated cables (or wires).
As a result the CAN node( s) is going to be attached at commands outputs (see figure
2.8 below) to ensure that these cables are minimised for the reasons mentioned in
Chapter 1. Figure 2.8 (in the next page) shows that CAN node(s) serve as the
communication interface between TCMD and other SUNSAT subsystems. The
TCMD data will be transmitted from the TCMD system to other SUNSAT systems
using CAN protocol.
2.4 Conclusion
In this chapter the TCMD system was explored thoroughly in order to define the
environment under which CAN n ode( s) is going tob e 0perating. Consequently the
chapter has clarified how the CAN node(s) design fits in the whole picture of
SUNSAT. In Chapter 1&2 the problem statement and the environment in which the
CAN node(s) will be operating have been clearly defined. The following four chapters
(chapter 3,4,5,6) will be discussing the implementation of CAN node(s).
11
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Chapter 3
3 Evaluation of Various SBA technologies
This chapter gives the evaluation of several SBA technologies in order to distinguish
and support the preferred CAN bus technology from other SBA technologies. Three
major categories of serial bus technologies are considered in this evaluation, namely:
SUNSAT-l buses, Consumer buses and Field buses, depending on their relevance
and link to CAN bus technology as well as to this study. CAN bus technology falls
under the Field bus category, and as a result this category will be described in detail
as compared to the other categories.
Most of this evaluation is done usmg the thesis of Jan-Albert Koekemoer,
"Investigation of a command and Data Handling Architecture for the SUNSAT-2
micro satellite", (November 1999) as the source document.
3.1 SUNSAT-1 buses
Two of the prominent serial buses in use on SUNSAT -1 are discussed namely:
SUNSAT Serial Bus (SSB) and SUNSAT Instrumentation Bus (IBUS).
3.1.1 SSB
The SSB was developed for low speed (9600-Baud) and is implemented to facilitate
the transmission of dwell TLM packets from the 8031 TLM system processor to the
OBCs. It also sets up and receives status information from the power system's 8031-
processor and sets commands from the OBCs. The architecture is a half-duplex bus,
and the access method is master-slave. This means that either of the OBCs, but not
both simultaneously, is the master; and the TLM, power system, and TCMD
processors are the slaves [5].
13
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3.1.2IBUS
The mus is a higher speed (19.2KBaud) serial bus and its purpose is to allow the
OBCs to send commands and receive data from the tipmass' (not shown in SUNSAT
block diagram figure 2.1) instruments and school experiments.
Half-duplex communication is used with multiple access and collision detection. To
minimise multiple collisions, each IBUS node has a unique and fixed delay-time. It
must wait for the specified period after the previous bus activity before beginning
transmission. The proprietary protocol uses one header byte to indicate both the target
node and the number of data bytes transmitted up to a maximum of 31 bytes [5].
3.2 Consumer buses
The two major consumer buses are discussed, namely: Universal Serial Bus (USB)
and IEEE-1394 or FireWire bus.
3.2.1 USB
USB is a peripheral bus standard developed by PC and Telecom industry leaders that
take plug and play of computer peripherals outside the PC enclosure. There are three
components in any USB network: a host, functions or nodes, and hubs. There can be
only one host in any USB network, and all wire segments are a point-to-point
connection between the different components of the network.
The maximum bus speed on a USB version 1.0 network is 12Mbps. The physical
medium is implemented with a differential driver supporting bi-directional half-
duplex operation over a maximum cable length of five meters between any two
components.
3 Tipmass- indicated as the BOOMTlP in SUNSAT block diagram (figure 1.1)
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3.2.2 FireWire
The 1394 standard of the FireWire, supports a peer-to-peer network with point-to-
point signalling environment, therefore no host is required. Nodes on the bus may
have several ports usually three, and each acts as a repeater, retransmitting any
packets received by other ports within the node. The standard also defines two bus
categories: backplane (12.5, 25 and 50Mbps) and cable (100, 200, and 400Mbps). A
multi-master protocol allows multi-speed transactions on the same bus, due to the
point-to-point signalling method.
3.3 Fieldbuses
The set (or category) of serial buses aimed at general industrial automation are called
fieldbuses.
The sets of serial buses aimed at general industrial automation are called fieldbuses.
Four types of fieldbuses are discussed in the following subsections, namely Bitbus,
Profibus, LonWorks, and CAN.
3.3.1 Bitbus
Bitbus has been developed by Intel at the beginning of the 1980s as an open
communication system and is optimised for the transmission of short real-time
messages. Bitbus was officially standardised as IEEE-1118 in 1991.
It has a master-slave structure where up to 28 slaves can be addressed per segment.
Each slave has its own network address, which makes it uniquely identifiable in the
network. IEEE-1118 also makes provision for broadcasting and multitasking
messages from the m aster, i.e. sending messages to all or only a selected group of
slaves. The bit-rate of this bus is either 62.5Kbps or 375Kbps. lts total message length
is 248 bytes.
15
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3.3.2 Profibus
Profibus i san international, 0pen fieldbus standard developed int he I ate 1980s in
Europe. It has since been standardised as EN50170 and EN50254. The profibus
family consists of three compatible versions: Profitbus-DP for high-speed
applications, Profibus-PA for process automation - mainly chemical applications -
and Profibus-FMS for general-purpose applications. Both the DP and PA versions
implement the bottom two network layers, while the FMS version adds layer seven
functionality as well. Profibus-FMS also permits data communication and power over
the same bus according to international standard IEC1158-2. RS-485 is the
transmission technology most frequently used by DPIFMS; and a unique transmission
speed between 9.6Kbps and 12Mbps can be selected for all devices on the bus.
The bus access control used is a mixture of multi-master and master-slave: when the
network is set up, certain nodes are designated masters and other slaves. A slave can
only respond on the bus when asked to do so by a master. A master can send
messages to slaves and other masters in a broadcast or multicast fashion only when it
holds the bus access rights or token. The token is passed between the masters in a
logical ring. A maximum length of 224 bytes per message and up to 32 stations in
each network segment is allowed. The following figure illustrates this process.
3.3.3 LonWorks
The Echelon Corp. developed LonWorks as a complete, full-featured solution for
generic control networks. LonWorks supports a hierarchy of buses, a variety of
message transmission methods, encryption, and authentication services, which
simplify network design and installation. Third-party vendors provide a variety of
LonWorks-related products and consulting services.
LonWork's Medium Access Control (MAC) is form of carrier sense multiple access
with collision avoidance (CSMAICA). In this MAC, a node ready to transmit on a
bus waits for it to become idle before sending a message. If multiple nodes begin
transmitting nearly simultaneously, the messages will collide. If the bus is not idle or
16
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a collision occurs, the transmitting node backs off and retries transmission after
waiting for a random number of time slots. This process continues until the message
is successfully transmitted. Collisions can be avoided by increasing the number of
random slots, which reduces the probability of collisions.
3.3.4 CAN
The Controller Area Network (CAN) is defined as a serial communication protocol,
which efficiently supports distributed real-time control with a very high level of
security [5]. Forced by the increasing number of distributed control in cars and the
increasing wiring costs of car body electronics, the availability of a powerful and
reliable serial data communication system for the exchange of messages between the
different control units was becoming urgent. This was the starting point for BOSCH, a
main provider of electronic car equipment to develop the CAN protocol and
standardised it as an international ISO standard.
CAN is a multi-master bus which support multicasting and broadcasting of massages
from one node to a number nodes. Today, there are more available protocols that can
be implemented in form of stand-alone controllers or integrated into a micro-
controller. The following diagram shows a typical CAN bus connection.
Serial Bus
FÏ!::ure 3.1: The micro-controller with CAN module
The micro-controller with CAN module" is used to implement CAN technology that
will transport TCMD output data to other subsystems in the satellite. The serial bus is
4 CAN module - The interfaced on-chip CAN peripheral.
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used to link the CAN nodes to enhance communication protocol between them. The
CAN Transceiver is used to drive the communication between the Serial Bus and the
micro-controller.
In the CAN protocol, the bus nodes do not have a specific address, because the
transmitted massage contains the identifiers that indicate the massage content and the
priority of the massage. The original CAN specifications (Versions 1.0, 1.2 and 2.0A)
defined the message identifier as having a length of 11 bits giving a possible 2048
message identifiers and have been referred to as "Standard CAN". The specification
has since been updated (to version 2.0B) to remove possible limitations. CAN
specification Version 2.0B (often referred to as "Extended CAN") allows message
identifier lengths of 11 and/or 29 bits to be used (an identifier length of 29 bits allows
over 536 Million message identifiers) [6].
3.4 General Comparison
Although the two proprietary SUNSAT buses are operational in space, neither of
them implement sections of the ISO networks layers in hardware. The software
protocols therefore incur additional overhead. The master-slave architecture of the
SSB makes the bus access restrictive.
FireWire and USB are both elaborate protocols aimed at high-speed applications. Full
utilisation of the capabilities of the USB standard requires a version of the Microsoft
operating system that supports USB at the operating system level. This renders it
unsuitable for a satellite application. The start-up cost for a FireWire network is
higher than that for USB, and the official specification document for the former can
only be obtained from the IEEE at extra cost.
Of the four fieldbuses presented, only CAN has a truly multi-master capability,
allowing considerable freedom in network design and operation. All have sufficient
speed capabilities, and allow enough nodes per segment for a micro satellite
application without the need for repeaters. LonWorks has a huge start-up cost
compared to the others, and does not provide a very wide range of application ICs. Of
18
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all the buses presented, CAN has the lowest allowable data length per message - only
8 bytes.
In terms of hardware implementation of the fieldbus protocols, three out of four buses
provide more than the bottom two layers of the ISO network structure. This
negatively influences bus access times, since messages take longer to move up and
down the protocol stack. All the commercial buses presented are aimed towards
industrial or consumer applications. For space applications, a degree 0 f freedom is
therefore needed to add a customised application layer to the given protocol stack and
this is offered only by Profibus and CAN. In summary, it can be seem that the general
reason above indicate the superior suitability of CAN as the most adequate
architecture.
3.5 Conclusion
Several SBAs where evaluated in this chapter and a general comparison was made
based significantly in design goals, resulting in differences of speed, efficiency,
development support, and features. In summary, it can be seem that the general
reason above indicate the superior suitability of CAN as the most adequate
architecture.
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Chapter 4
4 The CAN node(s) Design
This chapter describes the design implementation of the CAN node(s) i.e. designing
the schematic diagram (see SCHEMATIC 1 in Appendix A) and putting together
components. This chapter explains how the system was built based on its schematic
diagram. The functionality and operations of all the components used in the design are
discussed in-detail.
4.1 Design implementation of CAN node(s)
In application, eleven linked CAN nodes are needed to transmit data from TCMD to
the other subsystems i.e, each CAN node in each subsystem of the SUNSAT
structure. See figure 4.1 in the next page for the illustration of CAN node
implementation. CAN node(s) is divided into two components namely, TX-node and
RX-node. The TX-node is attached to the TCMD tray to collect data. The data is then
transmitted serially to the RX-node. The RX-node is a collective name used for all the
nodes that are connected to the other ten trays in the SUNSAT structure. In the figure
(figure 4.1) each valid command consist of 72 bits that are sent to the satellite twice
before any execution. Therefore in order to change the state of a switch or a group of
switches, a 144-bit data stream must be transmitted to the satellite by the ground
station.
However, to demonstrate the design principle, the TX-node and one RX-node are
used. These two nodes have the same hardware, but they implement different
software. See the block diagram illustration in the next page (figure 4.2). This figure
shows the data path between the major components of CAN node(s). The schematic
diagram is supplied in appendix A and is designated as SCHEMATIC 1. The major
components, together with the 0 ther components u sed int he design a re thoroughly
described in the following sections.
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Fi~ure 4.1: The architecture of a complete CAN node(s) implementation
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4.1.1 The Micro-controller with CAN
4.1.1.1 Introduction
The SIEMENS C505C micro-controller with CAN module is used in this design. The
C505C micro-controller is the member of the SIEMENS C500 family of 8-bit micro-
controllers that are compatible to the standard 8051 micro-controllers. The word
micro-controller will be used interchangeably with C505C. CAN module is one of the
major on-chip peripherals which, is interfaced on the C505C. This interface is made
of two major blocks namely the CAN controller and the internal bus interface.
The CAN controller is the functional heart which provides all resources that are
required to run the standard CAN protocol (Ll-bit identifiers) as well as the extended
CAN protocol (29-bit identifiers). Fifteen different Message Objects (MO) can b e
used independently by the C505C micro-controller, and each message has its own
specific identifier. The CAN controller provides a sophisticated object layer to relieve
the CPU of as much overhead as possible when controlling many different message
objects (up to 15). For the C505C to implement the physical layer, external
components have to be connected to the C505C e.g. CAN transceiver, serial bus and
etc. (refer to SCHEMA TIC 1 in appendix A). The message 0 bject is the primary
means of communication between the micro-controller and the CAN module.
The internal bus interface connects the on-chip CAN controller to the internal bus
of the micro-controller. The internal CAN module is located in the external memory
address area at addresses F700H to F7FFH (for more information, see the memory
organisation illustration diagram in appendix Dl). The CAN module registers can
therefore be accessed using MOVX instructions with addresses pointing to the
respective address areas. As a result the registers and data locations of the CAN
module are mapped to a specific 256-byte wide address.
The access to this special memory space requires the modification of register XPAGE
to the value ofF7H• Furthermore, bits XMAPO and XMAP1 in register SYSCON must
be forced to "0". The register XPAGE provides the upper address byte for accesses to
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CAN controller with MOVX @Ri instructions. If the address formed by XPAGE and
Ri points outside the CAN controller address range, an external access is performed.
For the C505 the content of XPAGE must be F7H or FFH in order to use the CAN
controller. This allows 8-bit addressing of CAN [7].
4.1.1.2 Application of the C505C
In the schematic diagram (see SCHEMATIC 1 in appendix A), the C505C is
represented by U2 and in the block diagram (see figure 4.2) is labelled micro-
controller. The C505C communicates to the SRAM and the FPGA using address-
decoding technique, since both these devices are using the RD (for reading) and WR
(writing) signal of the C505C. In this kind of connection the FPGA is treated as a
second external data memory. See how C505C operates when using these two signals
(RD and WR) to communicate with external data memory in the Siemens datasheet
supplied in appendix D1.2. Through address decoding the C505C is able to specify
which data memory it is communicating with between SRAM and FPGA. The
application 0 ft his technique is explained int he respective sections for SRAM and
FPGA. C505C also connects to the serial bus, via the CAN transceiver, through
(RXDC) P4.1 (for receive) and (TXDC) P4.2 (for transmit). A clock source is a
12MHz crystal connected to XTAL1 and XTAL 2 pins of the C505C.
4.1.2 EPF6016 (FPGA)
Gate Arrays have historically been used for high volume designs [8]. ALTERA
Programmable Logic Devices (PLD) is an ideal alternative for prototyping gate array
designs and for high volume production. FPFA (Field Programmable Gate Array) is a
type of PLD that offers a high capacity, high speed, and cost competitive solution for
prototyping and production. ALTERA EPF6016 144-3 (FPGA) is used in this design.
It is the member of the ALTERA FLEX 6000 device family with 144 pins. The
EPF6016 implements the following design flows, namely the (Design Entry, Design
Processing, Design Verification and Device Programmingj'. VHDL6 is used as the
5 Design Entry- Software supports, such as ALTERA's MAX+PLUS II can be used to enter FPGA,
using the schematic or HDL design entries. Design Processing- the design can be compiled using
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design entry for the EPF6016 (see Chapter 5 for more details). EPF6016 is
represented by UI in the schematic (see SCHEMATIC 1 in appendix A) diagram.
EPF6016 will be used interchangeably with FPGA to represent ALTERA EPF6016
144-3 (FPGA).
The TX-node uses the EPF6016 to collect TCMD output data and send them to the
C505C, whereas the RX-node uses the EPF6016 to receive data from the C505C.
There are approximately 104 pins that are used as 10 (input/output) pins and 40 pins
are dedicated for configuration purposes. The data is collected and transmitted using
the 10 pins that are connected to JP9, JPI0 and JPll headers (see SCHEMATIC 1 in
appendix A).
The pins I/033 _ 11057 and 11058 _ 11082 are connected to RAM Disk (JP9 on the
schematic) and ADCS (JPI0 on the schematic) headers, respectively. These I/O pins
are used to output data to their respective trays (the RAMDISK and ADCS trays are
used as examples). A 32.768MHz crystal is used to provide a clock to the EPF6016.
The address range of 8000H- FFFFH is used for the FPGA. The address decoding for
the FPGA is specified by the VHDL code (see chapter 6 for more details).
4.1.3 The CAN Transceiver
The Philips PCA82C250 is used as the CAN transceiver. As mentioned in Chapter 3,
the CAN Transceiver is used to drive the communication between the Serial Bus and
the micro-controller. In the schematic (see SCHEMATIC 1 in appendix A) the
PCA82C250 is represented by U4 and it connects to C505C through the RXDC
(receive) and TXDC (transmit) pins. It therefore connects to the physical bus (serial
bus), via the CANH and CANL through the CAN Bus_DB9 (RD9) connector.
MAX+PLUS II compiler. Design Verification- the simulation for design verification can be performed
in the MAX+PLUS II simulator environment. Device Programming- MAX+PLUS II creates files for
device programming and configuration.
6 VHDL- VHSIC Hardware Description Language
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4.1.4 Serial Bus
Serial b us i sad ata transportation medium t hat i s a ble tot ransmit two possible bit
states (dominant and recessive'). One of the most common and cheapest ways is to
use a twisted wire pair, in which the bus lines are called "CAN_H" and "CAN_L" and
may be connected directly to the nodes or via a connector. There's no standard defined
by CAN regarding the connector to be used.
4.1.5 The Program memory
The AMD Am27C5l2 chip is used as the program memory since C505C does not
have an internal program memory. The Am27C5l2 is a 512 Kilobit (64 K x 8-Bit)
CMOS EPROM (Erasable Programmable Read Only Memory) that is ultraviolet
erasable programmable read-only memory. In the schematic (see SCHEMATIC 1 in
appendix A), it is designated by U6. The device offers separate Output Enable (OE#)
and Chip Enable (CE#) controls. CE# is connected to ground (low) and thus making
the Am27C5l2 always enabled. To allow accesses to external program memory the
signal PSEN (program store enable) from the C505C is connected to OE# as a read
strobe (see Am27C5l2 switching waveforms in the datasheet in appendix D3).
4.1.6 The Data Memory
The SUMSANG KM68l000B SRAM (Static Random Access Memory) is used for
data memory. The KM68l000B is designated by U3A in the schematic (see
SCHEMATIC 1 in appendix A). The C505C was interfaced to the data memory and
the FPGA through address decoding technique. The timing diagrams, which show
different modes of operation for the SRAM, are described in Appendix D4
(KM68l000B Family). In this design the SRAM is connected as follows: CEl (P22)
connected to A15 (P31) and CE2 (P30) connected to Vee (5V8). This mode of
7 The bus logic corresponds to a "wired-AND" mechanism, "recessive" bits (mostly, but not necessarily
equivalent to the logic level" 1") are overwritten by "dominant" bits (logic level mostly "0"). As long as
no bus node is sending a dominant bit, the bus line is in the recessive state, but a dominant bit from any
bus node generates the dominant bus state.
8 5V voltage is represented interchangeably by 1 and high, whereas 0 or low represents OVvoltage.
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connection allows the SRAM to be controlled by CE 1 and the address. Consider the
table in appendix D4 for SRAM operation. According to the table mentioned above it
means that SRAM is selected at the address range of 0000H-7FFFH, because in this
range A15 is low (0) and therefore CEl is also low (0). The write and read operations
depend on the software that is on the C505C.
4.1.7 Octal D-latch
The address and data lines of the program and data memory chips connect to the
respective lines of the C505C. The least significant bits of the address lines share port
o (PO) with the data bus lines whereas; the higher bits are connected on port 2 (P2). In
the block diagram (figure 4.2), the list significant address bits are represented by AO-
A7, whereas the data bits are represented by DO-D7. In order to implement this, the
Philips 74HC373 Octal latch is used for providing the distinction between the address
and the data lines of PO.
The ALE (Address latch Enable) line from the C505C is connected to the LE (Latch
Enable) of the latch. DE (Output Enable) is connected to OV (low). In this
configuration the latch enters two modes (1) the transparent mode when ALE is high
(2) "latch and read register" mode when ALE is low. See the function table in
appendix D5 (74HCIHCT373 Octal D-type transparent latch datasheet) for the
operation specifications of the Dvlatch.
4.1.8 Miscellaneous Components on CAN node(s)
The other components such as the LED, Switches, extra headers and TEXAS
Instrument's Max232, are used for testing and debugging purpose. The functions for
some (like switches, LED and etc) of these components are discussed in detail in the
next chapter.
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4.2 Conclusion
The TX-node and the RX-node were built using the bottom-up build method. The
components were placed on the board one-by-one. Each component was tested
individually for its basic operation. The following chapter (Chapter 5) discusses a
higher level of hardware and software testing.
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Chapter 5
5 Hardware and Software Test Performance
This chapter deals with the t esting and debugging 0 ft he hardware and software to
ensure the basic functionality of the system. The chapter starts by explaining the
method being used for testing where the system had been broken down into phases.
To perform hardware and software tests, the data bus system was broken into five
phases (see figure 5.1).
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Figure 5.1: The CAN bus system broken down into phases
These phases are described in detail in section 5.2. During the tests it emanated that
there had to be some number of changes that have to be made on the original circuit
(refer to SCHEMATIC 1 in appendix A).
All the problems encountered during testing and necessary changes that have been
applied on the hardware are discussed in detail in section 5.2.
5.1 Tests Performed
This section describes the tests that were performed, with the main focus placed on
the hardware performance.
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5.1.1 Phase1
This phase illustrates the link between the TX-node's FPGA and the data lines that are
coming from the TCMD board into the data bus system. The figure below (figure 5.2)
shows the schematic representation of the TCMD emulator circuit which, was
designed for testing purposes.
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Figure 5.2: The schematic representation for the TCMD emulator circuit
The TCMD emulator circuit is composed of 64 switches, 64 LEDs (Light Emitting
Diodes) and the power circuit. Switches represent the Tele-command data outputs and
the LEDs provide the indication of which data has been received. For example, the 25
switches can be used to represent 25 TCMD output data going to the ADCS tray. In
this case 64-bits a re I atched int he F PGA a t a time. The FPGA package them into
eight 8-bits bytes. These bytes are sent out of the FPGA on request. In this phase
(Phase 1), three switches are used to request bytes by sending 3-bits address
combinations to the FPGA. This is done by manually setting individual switches on or
off. One switch is used as a chip-select signal which, is connected to pin 114 (labelled
as CSI) of the EPF6016 (UI in SCHEMATIC 1 in appendix A). See the VHDL code
for the testing ofthis phase in Appendix C3.
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In the example code 64-bits are latched to the FPGA. The above mentioned VHDL
code is composed of two processes namely the Load_reg and the Write_out. The
Load_reg is responsible for latching 64-bits which are assigned as FPGA _read. At
each elock (elk) edge 8-bits are latched into eight 8-bits registers (regO... 7). During
Write_out process regO... 7 are stored into temporary register called the FPGA_write
which then writes the output to the data_bus port. The data_bus was connected to the
LEDs of the TCMD emulator circuit via the eight :freeI/Opins of the FPGA.
5.1.2 Phase 2
Phase 2 describes the communication between the TX-node's FPGA and C505C. The
principle of phase 2 is similar to phase I, except that in this case the micro-controller
is used to request data from the FPGA, by s ending a I 6-bit a ddress instead 0 ft he
TCMD emulator switches. S ee the C code for this 0 peration i n Appendix B 3. The
VHDL code with these implementations is supplied in appendix (Appendix C2).
The C code mentioned above is also explained by the flowchart in the next page
(figure 5.3). The address decoding for the FPGA is applied by connecting AI5 to
CS 1. As mentioned in Chapter 4, the address range of 8000H-FFFFH is used to select
the FPGA, since in this range AI5 is high. The FPGA writes out data to the data bus
when the C505C enters the read mode (refer to Chapter 4). The data :from the FPGA
is stored in the eight 8-bit buffers called DBO... DB7. Each of P3.1 to P3.5 was
connected to a switch and the toggling of these pins helped to view the display of the
corresponding data bytes on the LEDs.
5.1.3 Phase 3
This phase describes the communication between the C505C of TX-node and C505C
of RX-node. Phase 3 has been identified as the most important phase in this project,
since it describes the implementation of CAN technology. As a result its
implementation will be described in Chapter 6 (CAN Software Implementation).
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5.1.4 Phase 4
This phase describes the interface between the RX-node's FPGA and C505C. The
software applications of phase 4 are basically similar to those of phase 2. The
difference is that phase 2 is on the TX-node and phase 4 is on the RX-node.
5.1.5 Phase 5
Phase 5 describes the communication between the RX-node's FPGA and the LEDs of
the TCMD test circuit (or a specific tray). Phase 5 software applications are almost
similar to those of phase 1. The difference is that phase 5 is on the RX-node and phase
I is on the TX-node.
5.2 Changes made on the original circuit
Two changes were made on the ALTERA EPF6016 FPGA, namely the
Configuration and conventional changes. These changes are discussed below.
5.2.1 Configuration
Configuration changes can be defined as the changes that are performed on the
configuration pins of the FPGA. A PC using the ByteBlaster parallel port download
cable configures the EPF6016. The ByteBlaster cable has a 25-pin male header that
connects tot he PCp arallel port. The c able provides two download modes namely,
Passive Serial (PS) mode and Industry-standard Test Action Group (JTAG) mode. A
lO-pin female plug connects to the ByteBlaster header (JPI in the SCHEMATIC 1 in
appendix A) using one of these modes. F or further information 0 n the ByteBlaster
download cable (see Appendix D2.l). In this design the JTAG mode was used (see
SCHEMATIC 1 in appendix A), but unfortunately the Flex6000 (in this case
EPF6016TC) devices do not support this mode. Alternatively, PS mode is used to
configure these devices. See appendix D2.1 for JTAG and PS connections.
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5.2.2 Conventional
Conventional changes can be defined as the changes that are made to assemble the
pins according to the physical component (FPGA). The design's schematic diagram
(SCHEMA TIC 1 in appendix A) was implemented using Protel software package.
The Protel's components library had EPF6016TC144-3 FPGA with the pin
arrangements that were different from the real component. Please refer to appendix
D2.2 for the attached document, which shows the correct pin arrangement and
numbering from the ALTERA datasheet. The following figure (figure 5.3) provides a
summarised illustration of all the FPGA changes discussed above .
13
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r Cut Tr.ckllin •lift Pin •+-lift and connect Pin
P7(JP1 ) Pin connection
Connect to vee •
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Pin 1 M .rk.polnt --•Connect to Track/line
Figure 5.4: Illustration of Operational changes on the FPGA
Varieties of changes have been implemented on different pins due to the specific
functions of each pin and accessibility to individual pins on the PCB. For example,
pin 13 (which is TDI and was initially connected to the configuration header) is just
lifted and not connected to anything, because it is basically not useful in this design
(refer to section 5.3.1 above)
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5.3 Conclusion
The tests that were performed helped in the debugging of the hardware because they
gave important information about hardware functionality. The necessary changes
were made and the hardware was basically functioning. As mentioned earlier in this
chapter, phase 3 is the most important phase in this project, because it explores the
functionality of CAN technology. The following chapter discusses the implementation
ofphase3.
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Chapter 6
6 CAN Software Implementation
In the previous chapter (chapter 5) the hardware was tested according to phase 1,2,4
and 5 of figure 5.1 using small codes of software. This chapter describes the
implementation of CAN protocol which is illustrated as test phase3 in figure 5.1.
Considering figure 5.1 it can be seen that phase 1,2 and part ofphase3 constitute TX-
node whereas RX-node is constituted by part of phase3 and phases 4 and 5. Phase3
can be divided into two sections, the first section being the implementation of
transmission software on the TX-node and the second section being the
implementation of the receive software on the RX-node.
6.1 Implementation of a transmission software on TX-node
Phase 1 receives TCMD data and sends this data to Phase 2. The C505C on the TX-
node receives data from the FPGA as described in phase 2. The data is stored in the
data bytes of the message object to be transmitted over the serial bus to the RX-node's
C505C. Consider the following flowchart (figure 6.1 in the next page) for the C
software code (supplied in appendix Bl) that has been programmed on the C505C to
implement CAN software on the TX-node. The functions of the flow diagram and the
C codes described above are detailed in the following subsections.
6.1.1 Initialise CAN
Consider the can_int procedure in the code (appendix Bl). The names of the registers
and specific bits used in the code are defined in the header files from Siemens
documentation (all header files are also attached in appendix B4 [11]). The procedure
starts by initialising the C505C to be able to communicate with the CAN module. As
mentioned in Chapter 4 the initialisation for CAN protocol programming requires the
modification of XPAGE and SYSCON registers.
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Fi2ure 6.1: Flowchart for the implementation of TX-node software
TXRQ = 0
RMTPND = 0
0= RESET
1 = SET
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SYSCON is programmed as follows (1) set bit EALE for ALE generation, since the
C505C is using external code memory (2) clear bit CMOD for CAN prescaler
selection since the interfaced oscillator frequency is l2MHz (is over 10 MHz)[7]. The
data transmission rate was set to 125 Kbaud .The Siemens CAN-bit calculator tool
was used to determine the values of the timing registers BTRO and BTRI to be 43H
and 7EH respectively. The Global Mask Short Registers are programmed to filter
incoming messages with standard identifier. All fifteen MO are initialised to 55H to
declare them invalid by clearing bit MSGV AL in register MCRO_MI. CAN interrupts
are disabled, because the C505C is used entirely for CAN and all data come on
request. At the end of initialisation bit INIT of register CR is cleared. Itwas set at the
beginning of this procedure to enable initialisation process.
6.1.2 Definition ofMO (called define_ml in the code)
This procedure defines the message object. Only one MO (ml) is used in this project
since 32-bits are being used for testing purpose. The message object is programmed
according to the following steps: (1) defining the MO as a standard transmission data
frame using MCFG_Ml register (2) Loading of eight data bytes with initial values (3)
validation and access control for the MO using registers MCRO_Ml and MCRO_Ml
respectively.
6.1.3 Transmission of MO (send_ml)
The message is transmitted according to this procedure. The MO is revalidated first
and then sent by setting bit TXRQ (Transmission request bit). This bit indicates that
the transmission of this message object is requested by the CPU or via a remote frame
and is not yet done.
6.1.4 Loading ofMO from FPGA (load_ml)
All the data bytes of ml are updated by the data that is coming from the FPGA. This
procedure starts by testing ifbit TXRQ is set, so that the data is not updated while the
message is still being transmitted. Note that the addresses used to request data from
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the FPGA start from 8000H as discussed in Chapter 5 (phase 2 description). The data
is being displayed by sending it to portl (PI), which is connected to LEDs. This is
done so that the TX-node data can be compared to that ofRX-node.
6.2 Implementation of a transmission software on RX-node
The RX-node's C505C sends data from the TX-node to the FPGA according to phase
4. TCMD data is sent to phase 5, which then concludes the reception of TCMD data,
by a specific tray. Consider the flowchart (in the next page) for the C software code
(supplied in appendix B2) that has been programmed on the C505C to implement
CAN software on the RX-node:
6.2.1 Initialise CAN
The initialise procedure for the RX-node is the same as that of TX-node
6.2.2 Store Ml (store_ml)
This procedure defines Ml by firstly declaring it valid and secondly allowing access
to the message by using registers MCRO_MI and MCRO_MI respectively. The
received data bytes from the TX-node are stored in the corresponding data bytes of
the RX-node. To check if the new data is stored in the data bytes or lost bit MSGLST
of register MCRI_MI is tested. The data is displayed to see ifit corresponds to that of
TX-node.
6.2.3 Check Ml (check_ml)
The message object is checked and validated before it can be stored in the buffer. This
is done by loading the identifiers that are similar to the expected frame from the TX-
node into the message object of the RX-node's frame. The received frame's
identifiers (from TX-node) are compared to those of the RX-node, to see if they are
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identical. Thereafter the received frame will be stored, provided the identifiers are
identical.
6.3 Conclusion
The code has been prepared and tested on the CAN node( s) hardware and the results
are discussed in Chapter 7 (Results).
Main
Initialise
CAN
Newdat = 0
Load identifier
eceived frame witli
entifier as this M01?-
MSGLST = 1 r--C
Yes
No
Store message
NEWDAT = 1
TXRQ = 0
RMTPND =0
No
Display the
data being
Transm itted
0= RESET
1 = SET
Figure 6.2: Flowchart for the implementation ofRX-node software
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Chapter 7
7 Results
This chapter discusses the results for CAN node(s). The chapter begins by describing
the successes for CAN node(s) to show how the design met the specifications. The
problems encountered during testing along the solutions to the problems are
highlighted later in this chapter.
7.1 Successes of CAN node's
7.1.1 Reduction of TCMD Wires to Serial Bus Connection
CAN node(s) is able to reduce 232 TCMD wires to serial bus connection, because it
implements CAN SBA network protocol. Considering figure 2.8 it can be seen that
only two wires are used to implement the serial bus which links 232 commands
outputs to the other SUNSAT trays. The trays connect to the bus u sing two short
wires each i.e. 22 (2 wires X 11 trays) short wires are utilised. As a result the TCMD
cable harness is reduced by approximately 90%.
7.1.2 Provision of flexible connectivity
CAN node(s) is able to provide flexible connectivity, thereby improving SUNSAT
testability because few standard connectors can be used for serial bus and TCMD
data connectivity. Consider figure 5.1. In phase 1, 32 110 pins of the TX-node's
FPGA are used to collect 32 TCMD data outputs into the system (see the TX-node's
VHDL simulation below, figure 7.1). In figure 7.1 32-bits (FPGA_read) data is
latched in the FPGA and these bits are packaged into four 8-bits registers (regO to
reg3). The data is then placed to the data bus (data_bus) for transmission via eight
110 pins to the micro-controller.
40
Stellenbosch University http://scholar.sun.ac.za
1r1lllll_1l
iJo~
iJoiga_sl'ld
il'fPGA_reaj 01lJ('ii)gl
IJ1lJim Ol
.apS
~jia_1.! O~
iili!!l 01
iflrrsl O~
iLllI9l Olli
iiïl!l1 on
li tMl 00
Figure 7.1: TX-node simulation diagram
Two standard serial connectors are used in phase 3 to provide an interface between
TX-node and the Rx-nodeïs). In the TX-node the TCMD data from the data bus is
transmitted through one standard serial connector. The second standard serial
connector is used on the RX-node.
In phase 5, each tray receives its TCMD data via the RX-node's FPGA IlO pins (see
the TX-node's VHDL simulation below, figure 7.2)
20.0us 40.0us 50.0us
__ write 0
__ fpga_select 1
DIP Address DO
__ LEOs3 0
__ LEOs2 0
-li» LEOs1 0
__ LEOsO
~ data_bus B 00000001
DIP data_bus[7 ..OJ B 00000001
Figure 7.1: RX-node simulation diagram
00000001
00000001
In this diagram (figure 7.2) the last bit in the data bus (data_bus) is being displayed
on the four LEDs (LED sO to LEDs3 that are connected to the four IlO pins of the
RX-node's FPGA) depending on the specific address.
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7.1.3 Elimination of Complex failures
The use of robustness of CAN technology eliminates complex failures on the CAN
node(s). CAN technology implements a robust protocol that uses Carrier Sense
Multiple Access/Collision Detection with Non Destructive Arbitration (CSMAlCD
with NDA) for bus arbitration. CAN node(s) implements Carrier Sense (CS) to check
if the data bus is free of any message that was transmitted by TX-node. This is done
by checking the transmission request bit (refer to TX-node C code in appendix Bl).
Since only one node is transmitting (i.e. no Multiple Access (MA)), collision could
rarely occur in CAN node(s).
7.1.4 Sufficient throughput for TCMD data transmission
The throughput for CAN was sufficient for TCMD data transmission. As it can be
seen in the software for CAN nodes, the transmission and reception baud rate is set to
125Kbaud. This means that at this baud rate the CAN node(s) can be able to transmit
232 TCMD output data at 1.856ms over the serial bus, from TX-nodes to all other
RX-nodes. Considering the fact that one valid command contains a total of 144 bits
(see Chapter 4 Section 4.1) then at 125Kbaud CAN nodes is capable of transmitting
one valid command at 1.152ms. The baud rate can be increased to up-to 1Mbits/sec
since this is the maximum baud rate for CAN protocol over short distance. Taking
figure 2.6 into consideration it is clear that the sources of the TCMD output data are
1200 and 9600-baud modems. This means that TCMD signals are slow compared to
the transmission speed ofCAN-node(s).
7.2 Shortcomings of CAN node(s)
The problems encountered during the testing of the system are highlighted along with
the solutions to those problems.
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7.2.1 Problem occurred during testing of CAN nodes.
The TX-node and the RX-node were built using the bottom-up build method, where
each component was tested separately using phases as described in Chapter 5.
Although each component worked according toi ts specifications, unfortunately the
most difficult stage in the development cycle of a micro-controller-based circuit
occurs during the integration of hardware and software. Some very subtle bugs and
errors that eluded simulation emerge during real-time execution [9]. This fact was
prove to be true in this design, because during the testing of the whole set-up or
principle (i.e. t he integration 0 f complete software and the hardware) the design of
CAN node(s) failed to yield the expected results.
7.2.2 Solution Applied to the Problem
Several attempts were made to diagnose the problem, but most of them did not give
good result, until it was decided to test the software on a working hardware that
contains C505C and FPGA (or CPLD)[10]. As a result the software worked perfectly
in this hardware, but few adjustments and changes had to be made.
These changes were made on CAN node(s) software in order to test the principle of
transmitting and receiving from TCMD tray to other trays. The following two facts
were considered:
1. The new hardware is using a small type ofPLD (EPM7128C100-15, i t will be
referred to as EPM in this text) as compared to EPF6016.
2. Most of EPM pins as well as those of the C505C (for the new hardware) were
dedicated for specific use on the hardware.
Consequently these two facts limited the number of bits to be transmitted to only four-
bits. Therefore instead of eight data bytes in the MO, four data bytes were used, each
with one bit from FPGA. The transmission of these four bits was tested and confirmed
on the LEDs.
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Chapter 8
8 Conclusion and Recommendations
This chapter gives the conclusion of the whole design as well as the recommendations
for an ideal system design.
8.1 Conclusion
As mentioned earlier in Chapter 7, several diagnostic attempts were made on the CAN
node(s). The option of using another hardware was chosen, because further attempts
to make CAN node( s) hardware to work, were time consuming. Although the
hardware failed to yield the results, this project has successfully proven that cable
harness on the TCMD tray of SUNSAT can be minimised by using CAN technology.
Consider the following illustrative figure (figure 8.1).
Figure 8.1: Block diagram illustrating the cable harness reduction on SUNSA T
On the left of the above figure (Figure 8.1), is an illustrative representation of how the
cables are connected between the present TCMD tray and the other trays on the
SUNSAT. Hence, the right side 0 ft he above figure shows the minimised structure
after the implementation of CAN node(s).
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8.2 Recommendations for an Ideal System
This section gives the recommendations for an ideal system that can be used in the
real situation. The recommendations are as follows: the
• The ideal system's software should use CAN capabilities of error handling to
implement error detection and fault recovery capabilities. For example the TX-
node has to wait for ACK-bit before transmitting. If there is any error the TX-
node should be able to re-send a data to recover the communication.
• The crystal oscillator on the TX-node's FPGA should be relatively faster than
that of the C505C of both TX-node and RX-node to avoid bottlenecking the
system. The oscillator on the RX-node's FPGA can be equal to that of the
C505C. In this regard if there could be any problems, the external RAM can be
used to relieve either the C505C or the FPGA. Furthermore, the software can also
help by implementing interrupts procedures.
• The software of the ideal system should implement CAN capabilities of multi-
master network, so that the RX-node(s) can also send remote frames to request
data from TX-node. The sending of remote frames can help to avoid bottleneck
problems.
• The RX-node's PLD should be relatively small, with the capabilities of
transmitting the data bytes that are assigned to it.
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Appendix A
Schematic
The schematic in the following page is a representation of CAN node(s) hardware
design. It is designated as SCHEMATIC 1.
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Bl TX-node C code
1**********************************************************************************
* Program name:
* Compiler used:
* Task:
* Authors:
"TX-node.C"
Franklin Proview32
To transmit TCMD data to other SUNSAT trays
Rendani Musetha
***********************************************************************************
I
#pragrna SMALL
#pragrna DEBUG OBJECTEXTEND CODE II Command lines directives.
#include "regc505c.h"
C505C *1
#include "intc505c.h"
#include <absacc.h>
#include "canreg.h"
1* special function register declarations for
1* interrupt definition file *1
1* can definition file *1
#defme true I
#defme false 0
11############################# BAUDRA TE SELECTION #############################1
#defme BTRO VAL Ox43
#defme BTRI VAL Ox7E
1*This results in 125kBaud @ 8MHz (CAN pres caler disabled) *1
1*This results in 125kBaud @ 16MHz (CAN prescaler enabled) *1
II#########################GLOBAL DECLARATION OF VARlABLES ##################1
unsigned char pdata canteg[256]; Iideclaration of can register array
unsigned char data i,j=O;
sbit P3_2 = OxB2;
sbit P3_3 = OxB3;
sbit P3_4 = OxB4;
sbit P3_5 = OxB5;
Iideclaration of test pins P3_2 - P3_5
sbit CAN_STDBY = PI" 5; IIApplication specific to the working board
11############################ INITITIALIZA TION PROCEDURE ######################1
II CAN initialisation
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void can_init (void)
SYSCON &= OxFO;
XPAGE = OxF7;
CR = Ox41;
BTRO = BTRO_VAL;
BTRI = BTRl_ VAL;
CR = OxOl;
GMSO = OxFF; GMS 1 = OxFF;
UGMLO = OxFF; UGMLl = OxFF;
LGMLO = OxFF; LGMLl = OxFF;
UMLMO = OxFF; UMLMI = OxFF;
LMLMO = OxFF; LMLMI = OxFF;
Iiset EALE and clear CMOD,)CMAPl,)CMAPO
II 8 bit addressing of CAN
II set init and CCE (enable access baudrate)
11125 kBaud
II reset CCE (disable access baudrate)
II global mask short
II global mask long
II global mask short
11********************************** All MO declared invalid *************************11
MCRO_Ml = Ox55;
MCRO_M2 = Ox55;
MCRO_M3 = Ox55;
MCRO_M4 = Ox55;
MCRO_M5 = Ox55;
MCRO_M6 = Ox55;
MCRO_M7 = Ox55;
MCRO_M8 = Ox55;
MCRO_M9 = Ox55;
MCRO_MI0 = Ox55;
MCRO_Mll = Ox55;
MCRO_MI2 = Ox55;
MCRO_M13 = Ox55;
MCRO_MI4 = Ox55;
MCRO_MI5 = Ox55;
SR=OxE7;
IENI = 0;
CR=OxOO;
}
#endif
I I message 1 not valid
I I message 15 not valid
II clear TXOK and RXOK
I IAll CAN interrupt disabled
II reset !NIT, no interrupts
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II#,\',\'##I/N,\',\'N/fN,\'h'h'II########### Defmition of MO ##############tI I/H1/ fI [/#/;,/;,N#N,\'I/###########II
II standard transmission frame
void define_ml (void)
MCRl_Ml = OxDB; II CPUUPD=l, Newdata=O;
UARO_Ml = Ox40; UARl_MI = 0x23; II identifier ID 01000000 00100011 for standard frames
MCFG_MI = Ox48; II transmit object, data length code = 4
11****************************** All 8 data bytes reset to
OxOO*****************************V
DBO Ml = OxOO;
DBI Ml = OxOO;
DB2 Ml = OxOO;
DB3 Ml = OxOO;
MCRl_Ml = Ox56;
MCRO_Ml = Ox95;
IIRMTPND=O, TXRQ=O, CPUUPD=O, NEWDAT=O
II MSGVAL=l, TXIE=O, RXIE=O, INTPND=O
11############################## Transmission ofMO #################################11
II send message 1 CPUUPD=O, TXRQ=l, MSGVAL=l
void send_ml (void)
MCRO_Ml = Ox95;
message)
MCRl_Ml = OxE7;
II MSGVAL=l, TXIE=O, RXIE=O, INTPND=O (validation of
II TXRQ = 1 (tranmission)
1I##iI'#t#t-##i¥####iI'#t#t##!'ffl########## Loading MO ######################################11
void Load_ml(void)
{
MCRl_Ml = OxFA; II set CPUUPD and NEWDAT
DBO Ml
DBI Ml
DB2 Ml
DB3 Ml
= XBYTE[Ox08000]; IlData_bytes from FPGA
= XBYTE[Ox0800l]; Ilfrom address locations 8000H to 8003H
= XBYTE[Ox08002];
= XBYTE[Ox08003];
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MCRl_Ml = Ox56; II RMTPND=O, TXRQ=O, CPUUPD=O, NEWDAT=O;
#endif
11################################ Main Procedure ###################################1
void main (void)
canjnitï);
CAN_STDBY = false;
define rnlt);
while(l)
II CAN initialisation
II Application specfic to working hardware
II Definition ofMO
if«MCRl_Ml & Ox03 )== OxOl)
{
sendrnlt);
litest ifnewdata is written to the data bytes,NEWDAT=O;
if«MCRl_Ml & Ox30) == OxlO) I I if reset TXRQ
Load rnlt);
11**********************Display of data bits that are being transmitted**********************1
if(DBO_Ml && OxOI)
P3_2 = 0;
else
P3_2 = 1;
if(DBl_Ml && OxOl)
{
P3_3 = 0;
}
else
P3_3 = 1;
if(DB2_Ml && OxOl)
P3_4 = 0;
else
P3_ 4 = 1;
if(DB3_Ml && OxOl)
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}}
else
P3_5 = 0;
}
P3 5 = 1-_ ,
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B2 RX-node C code
1**********************************************************************************
* Program name:
* Compiler used:
* Task:
* Author:
"RX-node.C"
Franklin Proview32
To receive TCMD data from TX-node
Rendani Musetha
**********************************************************************************1
#pragma SMALL
#pragma DEBUG OBJECTEXTEND CODE II Command lines directives.
#include "regc505c.h"
C505C *1
#include "intc505c.h"
#include <absacc.h>
#include "canreg.h"
I*special function register declarations for
1* interrupt definition file *1
1* can definition file *1
#defme true 1
#defIne false 0
II################################BAUDRA TE SELECTION###########################
#defIne BTRO VAL Ox43
#defme BTRI VAL Ox7E
1*This results in 125kBaud @ 8MHz (CAN prescaler disabled) *1
1*This results in 125kBaud @ 16MHz (CAN prescaler enabled) *1
11######################## GLOBAL DECLARATION OF VARIABLES ###################
unsigned char pdata canreg[256]; Iideclaration of can register array
unsigned char data i,j=O;
sbit P3_2 = OxB2;
sbit P3_3 = OxB3;
sbit P3_4 = OxB4;
sbit P3_5 = OxB5;
Iideclaration of test pins P3_2 - P3_5
sbit CAN_STDBY = PI" 5; IIApplication specific to the working board
II###########################INITITIALIZATION PROCEDURE #####################1##
II CAN initialisation
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void can_init (void)
SYSCON &= OxFO;
XPAGE = OxF7;
Iiset EALE and clear CMOD,XMAPl,XMAPO
118 bit addressing of CAN
CR = Ox41; II set init and CCE (enable access baudrate)
BTRO = BTRO_VAL; BTRI = BTR1_ VAL; 11125 kBaud
CR = OxOl; II reset CCE (disable access baudrate)
GMSO = OxFF; GMSI = OxFF;
UGMLO = OxFF; UGMLl = OxFF;
LGMLO = OxFF; LGMLl = OxFF;
UMLMO = OxFF; UMLMI = OxFF;
LMLMO = OxFF; LMLMI = OxFF;
I I global mask short
II global mask long
II global mask short
11***************************** All MO declared invalid *******************************11
MCRO_Ml = Ox55;
MCRO_M2 = Ox55;
MCRO_M3 = Ox55;
MCRO_M4 = Ox55;
MCRO_M5 = Ox55;
MCRO_M6 = Ox55;
MCRO_M7 = Ox55;
MCRO_M8 = Ox55;
MCRO_M9 = Ox55;
MCRO_MI0 = Ox55;
MCRO_Mll = Ox55;
MCRO_MI2 = Ox55;
MCRO_M13 = Ox55;
MCRO_MI4 = Ox55;
MCRO_MI5 = Ox55;
I I message 1 not valid
II message 15 not valid
SR= OxE7;
IENI = 0;
CR=OxOO;
II clear TXOK and RXOK
IIAll CAN interrupt disabled
II reset INIT, no interrupts
#endif
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II##### t!t! t!t!t!t!Itt! //#############// ////ii gA' g # Store MI ############h'h'h'I/I/#############fJt!#/i t!#//II
#if I
void store_ml (void)
MCRI_MI = OxDB; II CPUUPD=I,
Newdata=O;
UARO_MI = Ox40; UARI_MI = 0x23; II identifier ID 01000000 00100011 for standard frames
MCFG_MI = Ox40; II receive object, data
length code = 4
11*************************** All 8 data bytes sent to FPGA ****************************11
XBYTE[Ox08000] = DBO_MI;
XBYTE[Ox08001] = DBI_MI;
XBYTE[Ox08002] = DB2_MI;
XBYTE[Ox08003] = DB3_MI;
IlData bytes sent to Address location 8000H - 8003H
MCRI_MI = Ox56;
MCRO_MI = Ox95;
II RMTPND=O, TXRQ=O, CPUUPD=O, NEWDAT=O
II MSGVAL=I, TXIE=O, RXIE=O, INTPND=O
11########################### Check for receiced MO ##################################1
void check_ml (void)
{
if«MCRI_MI & Ox03)= Ox02) II ifNEWDATA = I
MCRI_MI = OxFB; II the message is lost MSGLST = I
else
MCRI_MI = OxF7; I I the message is received MSGLST = 0
11############################## Main Procedure #####################################1
void main (void)
{
canjnitï);
CAN_STDBY = false;
II CAN initialisation
II Application specfic to working hardware
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while(I)
{
storemlt);
if(MCRI_MI & OxOC)== Ox04; II if MSGLST = 0
II MO stored in Data bytes
if(DBO_MI && Ox01)
11************************** Display of data bits that are being transmitted *****************1
P3_2 = 0;
else
P3 2 = t:_ ,
if(DB1_M1 && OxOl)
P3_3 = 0;
else
P3_3 = 1;
if(DB2_M1 && OxOl)
{
P3 4 = O·_ ,
else
P3_ 4 = 1;
if(DB3_Ml && OxOl)
P3_5 = 0;
}
else
P3_5 = 1;
}
}
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DBO = XBYTE[Ox8000];
PI =DBO;
}
B3 Phase 2 C code
void main (void)
uchar DBO,DB I ,DB2,DB3,DB4,DB5,DB6,DB7 ,DB8;
FOREVER
{
if(P3 _2 = true)
else
if(P3_2 = false)
{
DBI = XBYTE[Ox800I];
PI = DBI;
else
if (P3_3 = true)
{
DB2 = XBYTE[Ox8002];
PI = DB2;
else
if (P3_3 == false)
{
DB3 = XBYTE[Ox8003];
PI =DB3;
else
if(P3 _4 == true)
DB4 = XBYTE[Ox8004];
PI =DB4;
}
else
if (P3_ 4= false)
{
DB5 = XBYTE[Ox8005];
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PI = DB5;
else
if(P3_5 == true)
DB6 =XBYTE[Ox8006];
PI = DB6;
}
else
if (P3_5 = false)
{
DB7 = XBYTE[Ox8007];
PI = DB7;
}
}
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B4 Siemens Header Files
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Appendix C
VHDL Codes
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Cl TX-node VHDL code
--Cl TX-node VHDL code
-- Program name:
-- Developed using:
--Task:
--Author:
library ieee;
use ieee.std_Iogic_1164.all;
use ieee.std _logic _unsigned. all;
use ieee.std_Iogic_arith.all;
entity fmalTx is
port( mem_elk, read
fpga_select
Address
FPGA read
test
pulse
data bus
);
end fmalTx;
"TX-node. vhd"
Max-II-plus
To collect TCMD data and send to C505C
Rendani Musetha
: in std_Iogic; -- Clock source
: in std_logic; -- The chip select connected to AIS
: in std_logic_ vector(I4 downto 0); --Address AO - Al4
: in std_logic _vector(31 downto 0); -- TCMD to be collected
: out std_logic _vector(7 downto 0); -- test signal
: out std_logic; --test for sampling for simulation purpose
: inout std_Iogic_ vector(7 downto 0) --the data bus
architecture behavioral of fmalTx is
signal FPGA _write: std_logic _vector(7 downto 0); --temp signals to write-out TCMD data
signal regO,reg I ,reg2,reg3 : std_logic _vector(7 downto 0); --temp signals to store TCMD
data
signal elk_pulse
begin
: std_Iogic; --sampling pulse
--provides sampling to avoid data loss
Sampling:
process(mem _clk)is
variable counter
begin
: integer range 0 to 3;
if (mem_clk'event and mem_clk = '1') then --A 32MHz clock is divided by 4
if (counter = 3)then
counter := 0;
clk_pulse <= '1';
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else
elk_pulse <= '0';
counter := counter + 1;
end if;
end if;
pulse <= elk_pulse;
end process Sampling;
--TCMD data is stored in temp registers at each clock pulse
Load_regs:
process( elk_pulse) is
begin
if (elk_pulse = '1') then
reg3 <= FPGA _read(31 downto 24);
reg2 <= FPGA_read(23 downto 16);
regl <= FPGA_read(15 downto 8);
regO <= FPGA_read(7 downto 0);
end if;
end process Load_regs;
-Stored data is written to the write_out registers FPGA_write
Write_out: process( mem_clk,fpga _select,Address) is
begin
if (elk_pulse = '1') then -- check clock pulse
if (fpga _select = '1') then --check for Chip select (CSl)
if (read = '0' and Address = "000000000000000") then
--Check for read signal --and validation of Addres
FPGA _write <= regO;
Test <= "00000001 ";
elsif(read = '0' and Address = "000000000000001 ") then
FPGA _write <= reg 1;
Test <= "00000010";
elsif (read = '0' and Address = "000000000000010") then
FPGA _write <= reg2;
Test <= "00000100";
elsif (read = '0' and Address = "000000000000011 ") then
FPGA _write <= reg3;
Test <= "00001000";
end if;
end if;
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end if;
end process Write_out;
data_bus <= FPGA_write when read = '0' else "ZZZZZZZZ"; -- write data to the data bus
end behavioral;
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C2 RX-node VHDL code
-- Program name:
-- Developed using:
--Task:
--Author:
RX-node.vhd
Max-II-plus
To collect TCMD data and send to C505C
Rendani Musetha
library ieee;
use ieee.std _logic _1164 .all;
use ieee.stdIogicunsigned.all;
use ieee.std _logic _arith.all;
entity Rx_node is
port (write : in
fpga_select
Address
LEDs
data bus
std_logic; -- Clock source
: in std_logic; - The chip select connected to AlS
: in std_logic_vector(14 downto 0); --Address AO- Al4
: out std_logic _vector(3 downto 0); -- TCMD to be displayed
: inout std_logic _vector(7 downto 0) =the data bus
);
end Rx_node;
architecture behavioral of Rx node is
begin
--Display data
Display: process( fpga _select,Address, write) is
begin
if (fpga _select = '1') then --check for Chip select (CSl)
if (write = '0') then --Check for write
if (Address = "000000000000000") then
-- signal and validation of Address
LEDs(O) <= data_bus(O);
data_bus(7 downto 1) <= "0000000";
LEDs(3 downto 1) <= "000";
elsif(Address = "000000000000001 ") then
LEDs(l) <= data_bus(O);
data_bus(7 downto 1)<= "0000000";
LEDs(3 downto 2) <= "00";
LEDs(O) <= '0';
elsif(Address = "000000000000010") then
LEDs(2) <= data_bus(O);
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else
end if;
end if;
end process Display;
end behavioral;
data_bus(7 downto 1)<= "0000000";
LEDs(l downto 0) <= "00";
LEDs(3) <= '0';
elsif (Address = "000000000000011 ") then
LEDs(3) <= data_bus(O);
data_bus(7 downto 1)<= "0000000";
LEDs(2 downto 0) <= "000";
else
data_bus <= "ZZZZZZZZ";
end if;
data_bus <= "ZZZZZZZZ";
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C3 Phase 1 VHDL code
entity phs I_A is
port( clk,cs 1
Address
FPGA read
:in stdIogic;
std_Iogic_vector(2 downto 0);
std_logic _vector( 63 downto 0);
:m
:m
data bus: inout std_Iogic_vector(7 downto 0)
);
end phs I_A;
architecture behavioral of phs I_A is
signal FPGA _write
signal regO,reg 1,reg2,reg3
signal reg4,reg5,reg6,reg7
: std_logic _vector(7 downto 0);
: std_logic _vector(7 downto 0);
: std_logic _vector(7 downto 0);
begin
Load_regs: process( elk) is
begin
if (clk'event and elk = '1') then
reg7 <= FPGA_read(63 downto 56);
reg6 <= FPGA_read(55 downto 48);
reg5 <= FPGA_read(47 downto 40);
reg4 <= FPGA_read(39 downto 32);
reg3 <= FPGA _read(31 downto 24);
reg2 <= FPGA_read(23 downto 16);
regI <= FPGA_read(15 downto 8);
regO <= FPGA_read(7 downto 0);
end if;
end process Load_regs;
Write_out: process( clk,cs 1,Address) is
begin
if (clk'event and elk = '1') then
if (CS 1 = '1') then
if Address = "000" then
FPGA _write <= regO;
elsif Address = "001" then
FPGA _write <= reg 1;
elsif Address = "010" then
FPGA _write <= reg2;
elsif Address = "011" then
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FPGA _write <= reg3;
elsif Address = "100" then
FPGA _write <= reg4;
elsif Address = "101" then
FPGA _write <= reg5;
elsif Address = "110" then
FPGA_write <= reg6;
elsif Address = "111" then
FPGA_write <= reg7;
end if;
end if;
end if;
end process Write _out;
data bus <= FPGA _write when es 1 = '1' else" ZZZZZZZZ";
end behavioral;
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Datasheets
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Siemens C505C Memory Organisation
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SIEMENS Memory Organization
C505/ C505C
3 Memory Organization
The C505 CPU manipulates operands in the following four address spaces:
- up to 64 Kbytes of program memory (16K on-chip program memory for C505-2R)
- up to 64 Kbytes of external data memory
- 256 bytes of internal data memory
- 256 bytes of internal XRAM data memory
- 256 bytes CAN controller registers / data memory (C505C only)
- a 128 byte special function register area
Figure 3-1 illustrates the memory address spaces of the C505.
Alternatively
.> <,
,........----,,.........--..., FFFFH
Internal
XRAM
(256 KByte)
Not used
Int. CAN
Contr.
(256 Byte)
Ext.
Ext.
Data
Memory
,.........---, F6FFH
'__----I 4000 H
,........----, 3FFF H
Ext.
Data
Memory
Int.
(EA = 1)
Ext.
(EA=O)
L...- __ ......OOOOH L...- __ .....I 0000 H
"Code Space"
o C505C only
"Data Space"
Figure 3-1
C505 Memory Map
Semiconductor Group 3-1
FFFFH
FFOOH
F7FF H
F700 H
Indirect Direct
Addr. Addr.
FFH FFH
Internal Special
RAM FunctionRegs.
80 H 80 H
7F H
Internal
RAM
DOH
"internal Data Space"
MCD03288
1997-08-01
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SIEMENS Memory Organization
C505/ C505C
3.4 XRAM Operation
The XRAM in the C505 is a memory area that is logically located at the upper end of the external
data memory space, but is integrated on the chip. Because the XRAM is used in the same way as
external data memory the same instruction types (MOVX) must be used for accessing the XRAM.
3.4.1 XRAM/CAN Controller Access Control
Two bits in SFR SYSCON, XMAPO and XMAP1, control the accesses to XRAM and the CAN
controller. XMAPO is a general access enable/disable control bit and XMAP1 controls the external
signal generation during XRAM/CAN controller accesses. CAN controller accesses are applicable
only in the case of the C505C versions.
Special Function Register SYSCON (Address B1H) Reset Value: XX1OOX01B
Bit No. MSB
7 6 5 4 3 2 1
LSB
o
SYSCON
The functions of the shaded bits are not described here.
Bit
XRAM/CAN controller visible access control
Control bit for RDIWR signals during XRAM/CAN Controller accesses. If
addresses are outside the XRAM/CAN controller address range or if
XRAM is disabled, this bit has no effect.
XMAP1 = 0 : The signals RD and WR are not activated during accesses to
the XRAM/CAN Controller
XMAP1 = 1 : Ports 0, 2 and the signals RD and WR are activated during
accesses to XRAM/CAN Controller. In this mode, address
and data information during XRAM/CAN Controller accesses
are visible externally.
Function
XMAP1
XMAPO Global XRAM/CAN controller access enable/disable control
XMAPO = 0 : The access to XRAM and CAN controller is enabled.
XMAPO = 1 : The access to XRAM and CAN controller is disabled (default
after reset!). All MOVX accesses are performed via the
external bus. Further, this bit is hardware protected.
Reserved bits for future use. Read by CPU returns undefined values.
When bit XMAP1 in SFR SYSCON is set, during all accesses to XRAM and CAN Controller RD and
WR become active and port 0 and 2 drive the actual address/data information which is read/written
from/to XRAM or CAN controller. This feature allows to check the internal data transfers to XRAM
and CAN controller. When port 0 and 2 are used for ilO purposes, the XMAP1 bit should not be set.
Otherwise the I/O function of the port 0 and port 2 lines is interrupted.
Semiconductor Group 3-3 1997-08-01
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Appendix D1.2
Siemens C505C External Bus Interface
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SIEMENS External Bus Interface
C505/ C505C
a) ).- One Machine Cycle ----.1.- One Machine Cycle ----.1
I S1 I S2 I S3 I S4 I S5 I S6 I S1 I S2 I S3 I S4 I S5 I 86 I
ALE
PSEN I
(A)
RD without
MOVX
P2 PCH PCH PCH PCH PCHOUT OUT OUT OUT OUT
PO
I I I I
PClOUT PClOUT PClOUT PClOUT
valid valid valid valid
b) ).- One Machine Cycle ----.1.- One Machine Cycle ----.1
I S1 I S2 I S3 I S4 I S5 I S6 I S1 I 82 I 83 I S4 I S5 I S6 I
ALE Il Il Il I
PSEN I
(B)
RD with
MOVX
P2 PCH PCH DPH OUT OR PCHOUT OUT P2 OUT OUT
PO
PClOUT DPl or Ri PClOUT
valid valid valid MCD02575
Figure 4-1
External Program Memory Execution
Semiconductor Group 4-2 1997-08-01
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SIEMENS On-Chip Peripheral Components
C505C Only
Special Function Register SYSCON (Address B1 H) Reset Value: XX1 OOX01 B
Bit No. MSB
7 6 5 4 3 2 1
LSB
o
SYSCON
The functions of the shaded bits are not described here.
Bit
Prescaier selection for CAN controller
Control bit for CAN controller input clock selection. The time quantum (tq)
of the CAN controller timing is affected by this (and hecne the baudrate).
CMOD = 0: The + 2 prescaier is enabled (reset value).
CMOD = 1 : The -ê- 2 prescaier is disabled.
This bit must be cleared when foseis over 10 MHz.
Function
CMOD
The software Initialization is enabled by setting bit INIT in the control register. This can be done by
the microcontroller via software, or automatically by the CAN controller on a hardware reset, or if the
EML switches to busoff state.
While INIT is set
- all message transfer from and to the CAN bus is stopped
- the CAN bus output TXDC is "1" (recessive)
- the control bits NEWDAT and RMTPND of the last message object are reset
- the counters of the EML are left unchanged.
Setting bit CCE in addition, allows to change the configuration in the bit timing register.
For initialization of the CAN Controller, the following actions are required:
- configure the bit timing register (CCE required)
- set the Global Mask Registers
- initialize each message object.
If a message object is not needed, it is sufficient to clear its message valid bit (MSGVAL), ie. to
define it as not valid. Otherwise, the whole message object has to be initialized.
After the initialization sequence has been completed, the microcontroller clears the INIT bit.
Now the BSP synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence
of a sequence of 11 consecutive recessive bits (ie. bus idle) before it can take part in bus activities
and start message transfers.
Semiconductor Group 6-89 1997-08-01
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Appendix D2.1
Altera ByteBlasterMV Connections
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Download Modes
ByteBIaster Parallel Port Download Cable Data Sheet
The ByteBlaster cable provides two download modes:
• Passive serial (PS) mode-Used for configuring FLEX lOK,
FLEX 8000, and FLEX 6000 devices
• JTAG mode-Industry-standard Joint Test Action Group (JTAG)
boundary-scan test (BST) circuitry (compliant with IEEE Std.
1149.1-1990) implemented for configuring FLEX lOK or
programming MAX 9000, MAX 7000S, and MAX 7000A devices
ByteBIaster Connections
The ByteBlaster cable has a 25-pin male header that connects to the PC
parallel port, and a lO-pin female plug that connects to the circuit board.
Data is downloaded from the PC's parallel port through the ByteBlaster
download cable to the circuit board via the connections discussed in this
section.
lG.:? To configure/program 3.3-V devices (e.g., FLEX lOKA and
MAX 7000A devices) using the ByteBlaster cable, connect the
cable's vee pin to a 5.0-V power supply and the device to a 3.3-
V power supply. FLEX lOKA and MAX 7000A devices have 5.0-
V tolerant inputs, so the ByteBlaster cable's 5.0-V output will not
harm these 3.0-V devices. The pull-up resistors should be
connected to the 5.0-V power supply.
ByteB/aster Header & Plug Connections
The 25-pin male header connects to a parallel port with a standard parallel
cable. Table 1 identifies the pins and the download modes.
Tab/e 1. ByteB/aster 25-Pin Header Pin-Outs
Pin JTAG Mode PS Mode
Signal Name Signal Name
2 TCK DCLK
3 TMS nCONFIG
8 TDI DATAO
11 TDO CONF DONE
13 NC nSTATUS
15 GND GND
18 to 25 GND GND
298 Altera Corporation
Stellenbosch University http://scholar.sun.ac.za
ByteBIaster Parallel Port Download Cable Data Sheet
Figure 3. ByteB/aster 10-Pin Fema/e Plug Dimensions
Dimensions are shown in inches. The spacing between pin centers is 0.1 inch.
-:
0.425 Typ.
t:
1+--+10.100 Sq. 0.025 Sq.
1+----- 0.700 Typ. -----+I
Table 2 identifies the ID-pin female plug's pin names for the
corresponding download mode.
Tab/e 2. ByteB/aster Fema/e Plug's Pin Names & Down/oad Modes
Pin JTAG Mode PS Mode
Signal Name Description Signal Name Description
1 TeK Clock signal DeLK Clock signal
2 GND Signal ground GND Signal ground
3 TDO Data from device eONFIG DONE Configuration-
control
4 vee Power supply vee Power supply
5 TMS JTAG state neONFIG Configuration
machine control control
6 - No connect - No connect
7 - No connect nSTATUS Configuration
status
8 - No connect - No connect
9 TDI Data to device DATAO Data to device
10 GND Signal ground GND Signal ground
The circuit board must supply Vcc and ground to the
ByteBlaster cable.
300 Altera Corporation
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Appendix D2.2
Altera Flex 6000 Device Pin-Outs
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Table 40 shows the data sources for each configuration scheme.
FLEX 6000 Programmable Logic Device Family Data Sheet
Table 40. Configuration Schemes
Configuration Scheme Data Source
Configuration device EPC2, EPC1, or EPC1441 configuration device
Passive serial (PS) BitBlaster™, ByteBlaster™, ByteBlasterMV™, or
MasterBlaster™ download cables, or serial data
source (1)
Passive serial asynchronous BitBlaster, ByteBlaster, ByteBlasterMV™, or
(PSA) MasterBlaster™ download cables, or serial data
source (1)
Note:
(1) The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which
can program or configure 2.5-V, 3.3-V, and 5.0-V devices.
Device Pin-
Outs
Tables 41 and 42 show the pin names and numbers for FLEX 6000 device
packages.
Table 41. FLEX 6000 Device Pin-Outs (Part 1 of 2) Notes (JJ, (2J
Pin Name 1DO-Pin TQFP 1DO-Pin TQFP 100-Pin 144-Pin TQFP 144-Pin TQFP
EPF6010A EPF6016A Fineline BGA EPF6010A EPF6016
EPF6010A EPF6016A
EPF6016A EPF6024A
MSEL (3) 22 22 H2 33 33
nSTATUS (3) 39 39 G5 56 56
nCONFIG (3) 36 36 KS 53 53
DCLK (3) 89 89 06 128 128
CONF _ DONE (3) 72 72 C9 105 105
INIT_DONE (4) 64 64 E10 94 94
nCE (3) 4 4 C2 4 4
nCEO (5) 49 49 K9 70 70
nWS (5) 81 81 C7 117 117
nRS (5) 83 83 A7 120 120
nCS (5) 77 77 A9 111 111
CS (5) 78 78 C8 114 114
RDYnBUSY (5) 67 67 010 97 97
CLKUSR 69 (3) 69 (5) C10 100 (3) 100 (5)
DATA (3), (6) 86 86 A6 125 125
TDI (7) 10 10 02 13 13
54 Altera Corporation
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FLEX 6000 Programmable Logic Device Family Data Sheet
Table 41. FLEX 6000 Device Pin-Outs (Part 2 of 2) Notes (7), (2)
Pin Name 1DO-Pin TQFP 1DO-Pin TQFP 100-Pin 144-Pin TQFP 144-Pin TQFP
EPF6010A EPF6016A FineLine BGA EPF6010A EPF6016
EPF6010A EPF6016A
EPF6016A EPF6024A
TDO (7) 51 51 K10 73 73
TCK 23 (3) 23 (7), (8) G3 34 (3) 34 (7), (8)
TMS 18 (3) 18 (7) G2 27 (3) 27 (7)
Oedicated Inputs 12,13,62,63 12,13,62,63 E1, E2, F9, F10 17,20,89,92 17,20,89,92
DEV CLRn (4) 91 91 85 130 130
DEV_OE (4) 85 85 86 123 123
VCCINT 6,21, 38, 54, 6,21, 38, 54, 07, E4, E5, F6, 6,31,77,103 6,31,77,103
71,88 71,88 F7, G4
VCCIO
_ _ _ 7,19,32,55, 7,19,32,55,
78,91,104,127 78,91,104,127
GND 5,20, 37, 53, 5,20,37,53, 04, E6, E7, F4, 5, 18, 30,54, 5, 18, 30, 54,
70, 87 70, 87 F5, G7 76,90,102,126 76,90,102,126
No connect (N.C.) 3,7, 19, 52, 55, _ _ 3,8,9,28, 29, _
56, 68 (9) 74, 75, 79, 80,
98,99,101 (10)
Totaluser I/O pins (11) 71 81 81 102 117
Table 42. FLEX 6000 Device Pin-Outs (Part 1 of 3) Notes (1), (2)
Pin Name 20B-Pin 240-Pin 256-Pin BGA 256-Pin BGA 256-Pin 256-PinPQFP PQFP EPF6016 EPF6024A FineLine FineLine
EPF6016 EPF6016 BGA BGA
EPF6016A EPF6024A EPF6016A EPF6024A
EPF6024A
MSEL (3) 46 52 T3 T3 L5 L5
nSTATUS (3) 80 92 W11 W11 K8 K8
nCONFIG (3) 77 89 Y11 Y11 N8 N8
DCLK (3) 184 212 C10 C10 G9 G9
CONF_DONE (3) 150 172 E18 E18 F12 F12
INIT_DONE (4) 135 155 J19 J19 H13 H13
nCE (3) 6 9 E1 E1 F5 F5
nCEO (5) 102 117 V18 V18 N12 N12
nWS (5) 169 195 815 815 F10 F10
nRS (5) 174 200 C13 C13 010 010
nCS (5) 159 184 817 817 012 012
Altera Corporation 55
Stellenbosch University http://scholar.sun.ac.za
Appendix D3
AMD EPROM Characteristics Tables and Waveform
74
Stellenbosch University http://scholar.sun.ac.za
AMD~
ing and falling edges of Chip Enable. The magnitude of
these transient current peaks is dependent on the out-
put capacitance loading of the device. At a minimum, a
0.1 !JF ceramic capacitor (high frequency, low inherent
inductance) should be used on each device between
Vee and Vss to minimize transient effects. In addition,
to overcome the voltage drop caused by the inductive
effects of the printed circuit board traces on EPROM ar-
rays, a 4.7 !JF bulk electrolytic capacitor should be
used between Vee and Vss for each eight devices. The
location of the capacitor should be close to where the
power supply is connected to the array.
CE# should be decoded and used as the primary de-
vice-selecting function, while OE#Npp be made a com-
mon connection to all devices in the array and
connected to the READ line from the system control
bus. This assures that all deselected memory devices
are in their low-power standby mode and that the out-
put pins are only active when data is desired from a
particular memory device.
System Applications
During the switch between active and standby condi-
tions, transient current peaks are produced on the ris-
MODE SELECT TABLE
Mode CE# OE#Npp AO A9 Outputs
Read VIL VIL X X DOUT
Output Disable X VIH X X High Z
Standby (TIL) VIH X X X High Z
Standby (CMOS) Vcc±O.3V X X X High Z
Program VIL Vpp X X DIN
Program Verify VIL VIL X X DOUT
Program Inhibit VIH Vpp X X High Z
Autoselect Manufacturer Code VIL VIL VIL VH 01h
(Note 3) Device Code VIL VIL VIH VH 91h
Notes:
1. VH= 12.0 V± 0.5 V.
2. X = Either VIH or VIL'
3. A1-ABandA1O-15=V/L
4. See DC Programming Characteristics for Vpp voltage during programming.
6 Am27C512
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TEST CONDITIONS
AMD~
5.0 V
2.7 kQ
Device
Under
Test
Note:
Diodes are IN3064 or equivalents.
08140J-7
Figure 3_ Test Setup
Table 1. Test Specifications
All
Test Condition -55 others Unit
Output Load 1 TTL gate
Output Load Capacitance, CL
30 100 pF
(including jig capacitance)
Input Rise and Fall Times s 20 ns
Input Pulse Levels 0.0-3.0 0.45-2.4 V
Input timing measurement
1.5 0.8,2.0 V
reference levels
Output timing measurement
1.5 0.8,2.0 V
reference levels
SWITCHING TEST WAVEFORM
3V
--- Test Points -
DV
Input Output
Note: For CL = 30 pF.
2.4 V
2.0V
}
2.0 V
Test Points {
0.8 V0.8 V
0.45 V
Input Output
Note: For CL = 100 pF.
KEY TO SWITCHING WAVEFORMS
08140J-8
WAVEFORM INPUTS OUTPUTS
Steady
\S\\~ Changing from H to L
/_//Z7 Changing from L to H
ZXXZXX Don't Care, Any Change Permitted Changing, State Unknown
ID-ffi Does Not Apply Center Line is High Impedance State (High Z)
KS000010-PAL
Am27C512 9
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AMD~
AC CHARACTERISTICS
Parameter Symbols Am27C512
JEDEC Standard Description Test Setup -55 -70 -90 -120 -150 -200 -255 Unit
tAVQV tAcc Address to Output Delay
CE#,
Max 55 70 90 120 150 200 250 ns
OE# = VIL
tELQV tCE Chip Enable to Output Delay OE# = VIL Max 55 70 90 120 150 200 250 ns
tGLQV tOE Output Enable to Output Delay CE# = VIL Max 35 40 40 50 50 75 75 ns
tEHQZ tDF
Chip Enable High or Output
Enable High to Output High Z, Max 25 25 25 30 30 30 30 ns
tGHQZ (Note 2) Whichever Occurs First
Output Hold Time from
tAXQX tOH Addresses, CE# or OE#, Min 0 0 0 0 0 0 0 ns
Whichever Occurs First
Caution: Do not remove the device from (or insert it into) a socket or board that has Vpp or Vee applied.
Notes:
1. VCC must be applied simultaneously or before VPR and removed simultaneously or after VPP
2. This parameter is sampled and not 100% tested.
3. Switching characteristics are over operating range, unless otherwise specified.
4. See Figure 3 and Table 1 for test specifications.
SWITCHING WAVEFORMS
2.4
Addresses
0.45
CE#
\If- 2.0
Addresses Valid/1'r- 0.8
\
tCE ..
l.._tOE---..
tACC
High Z (Note 1) / / / / r
\ \ \ \ \
Valid
OE#
Output
08140J-9
Notes:
1. OE# may be delayed up to tACC - tOEafter the falling edge of the addresses without impact on tACC'
2. tOF is specified from OE# or CE#, whichever occurs first.
PACKAGE CAPACITANCE
CDV028 PL 032 PO 028
Parameter
Parameter Symbol Description Test Conditions Typ Max Typ Max Typ Max Unit
CIN Input Capacitance VIN = 0 10 12 9 12 6 10 pF
COUT Output Capacitance VOUT = 0 10 13 9 12 6 10 pF
Notes:
1. This parameter is only sampled and not 100% tested.
2. TA = +25"C, f = 1MHz.
10 Am27C512
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KM6810008 Family CMOS SRAM
PRODUCT LIST
Commercial Temperature Products Extended Temperature Products Industrial Temperature Products
(a-70°C) (-25-85°C) (-40-85°C)
Part Name Function Part Name Function Part Name Function
KM681000BLP-5 32-DIP,55ns,L-pwr KM681000BLGE-7 32-S0P,70ns,L-pwr KM681000BLGI-7L 32-S0P,70ns,LL-pwr
KM681000BLP-5L 32-DIP,55ns,LL-pwr KM681000BLGE-7L 32-S0P,70ns,LL-pwr KM681000BLTI-7L 32-TSOP F,70ns,LL-pwr
KM681000BLP-7 32-DIP,70ns,L-pwr KM681000BLTE-7L 32-TSOP F,70ns,LL-pwr KM681000BLRI-7L 32-TSOP R,70ns,LL-pwr
KM681000BLP-7L 32-DIP,70ns,LL-pwr KM681000BLRE-7L 32-TSOP R,70ns,LL-pwr
KM681000BLG-5 32-S0P,55ns,L-pwr
KM681000BLG-5L 32-S0P,55ns,LL-pwr
KM681000BLG-7 32-S0P,70ns,L-pwr
KM681000BLG-7L 32-S0P,70ns,LL-pwr
KM681OOOBLT-5L 32-TSOP F,55ns,LL-pwr
KM681000BLT-7L 32-TSOP F,70ns,LL-pwr
KM681000BLR-5L 32-TSOP R,55ns,LL-pwr
KM681000BLR-7L 32-TSOP R,70ns,LL-pwr
Note: LL means Low Low standby current.
FUNCTIONAL DESCRIPTION
CS1 CS2 OE WE 110 Pin Mode Power
H x» x» Xl) High-Z Deselected Standby
x» L x» x» High-Z Deselected Standby
L H H H High-Z Output Disabled Active
L H l H Dout Read Active
l H x» l Din Write Active
1. X means don't care.( Must be low or high state.)
ABSOLUTE MAXIMUM RATINGS1)
Item Symbol Ratings Unit Remark
Voltage on any pin relative to Vss VIN,VOUT -0.5 to 7.0 V -
Voltage on Vee supply relative lo Vss Vee -0.5 to 7.0 V -
Power Dissipation Po 1.0 W -
Storage temperature TSTG -65 to 150 oe -
o to 70 oe KM681000Bl
Operating Temperature TA -25 to 85 oe KM681000BlE
-40 to 85 oe KM681000BU
Soldering temperature and time TSOLOER 260°C, 10sec (Lead Only) - -
1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be
restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
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KM6810008 Family CMOS SRAM
RECOMMENDED DC OPERATING CONDITIONS1)
Item Symbol Min Typ Max Unit
Supply voltage Vee 4.5 5.0 5.5 V
Ground Vss 0 0 0 V
Input high voltage VIH 2.2 - Vcc+0.52) V
Input low voltage VIL -0.53) - 0.8 V
Note
1. Commercial Product: TA=Oto 10·C, unless otherwise specified
Extended Product: TA=-2S to 8S·C, unless otherwise specified
Industrial Product: TA=-40 to 8S·C, unless otherwise specified
2. Overshoot: Vcc+3.0V in case of pulse width,;30ns
3. Undershoot: -3.0V in case of pulse width,;30ns
4. Overshoot and undershoot are sampled, not 100% tested
CAPACITANCE1) (f=1MHz, TA=25°C)
Item Symbol Test Condition Min Max Unit
Input capacitance CIN VIN=OV - 6 pF
Input/Output capacitance CIO VIO=OV - 8 pF
1. Capacitance is sampled, not 100% tested
DC AND OPERATING CHARACTERISTICS
Item Symbol Test Conditions Min Typ Max Unit
Input leakage current III VIN=VSS to Vee -1 - 1 J.lA
Output leakage current ILO CS1=VIH or CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to Vee -1 - 1 J.lA
Operating power supply Icc CS1=VIL, CS2=VIH, lIo=OmA, VIN= VIL or VIH 7 15
'
) mA
Average operating current
ICCl Cycletimee tus. 100%duty,1K>=OmA,eS,~0.2V, eSuVee-Q.2V.V'N~0.2VorV'N~Vcc-0.2" - - 102) mA
lccz Cycle time=Min, 100% duty, ho=Oms, CS1=VIL,CS,=V,H. VIN=VILor VIH - - 70 mA
Output low voltage VOL IOL=2.1mA - - 0.4 V
Output high voltage VOH IOH=-1.0mA 2.4 - - V
Standby Current(TTL) ISB CS1=VIH, CS2=VIL, Other input=Vn, or VIH - - 3 mA
KM681000BL - - 100 J.lA
KM681000BL-L - - 20
Standby Current(CMOS) ISBl
CS1~Vcc-0.2V, CS2~Vcc-0.2V or CS2$0.2V KM681000BLE - 100 J.lAOther input=Dr-Vee KM681000BLE-L - 50
KM681000BLI - 100 J.lA
KM681000BLI-L - - 50
1. 20mA for Exteneded and Industnal Products
2. 1SmA for Extended and Industrial Products
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KM6810008 Family CMOS SRAM
TIMMING DIAGRAMS
TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, WE=VIH)
Address
IRe
Data Out Previous Data Valid Dala Valid
TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)
CS1
Address
CS2
OE
Data oul
NOTES (READ CYCLE)
1. 1HZand 10HZare defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage
levels.
2. At any given temperature and voltage condition, IHZ(Max.) is less than ILZ(Min.) both for a given device and from device to device
interconnection.
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KM6810008 Family CMOS SRAM
TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)
Address
CSl
CS2
WE
Data in
Data out Data Undefined
TIMING WAVEFORM OF WRITE CYCLE(2) (CS, Controlled)
Address
CSl
CS2
WE
Data in
Data out
twc
,..----tWP(l) ---.I
_______________ --,EtDw tDH=:1 ,,-- _
________________ --' Data Valid --*~ _
------- High-Z --------------- High-Z
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KM6810008 Family CMOS SRAM
TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)
C51
twe
*~tAS(3) teW(2) tWR(4)
"
.......~
tAW
teW(2)
.ii d •.~';" i '11 <;c. '; <'; i/ i; .Ii .*i~ tWP(1) ~!I";;;i). lit ,i i;ii ;i";
tow __ tDH-------------------E Data Valid 1~-
Address
C52
WE
Data in
Data out -------- High-Z ---------------- High-Z
NOTES (WRITE CYCLE)
1 A write occurs durin~ overlap of a low CS1, a high CS2 and a low WE. A write.Qêgins at the latest transition among_Q_S1goes low,
CS2 going high and WE going low: A write end at the earliest transition among CS1 going high, CS2 going low and WE going high,
twp is measured from the ~inning of write to the end of write.
2. tew is measured from the CS1 going low or CS2 going high to the end of write.
3. tAS is measured from the address valid to the beginning of write. _ _
4. tWRis measured from the end of write to the address change. tWR(1)applied in case a write ends as CS1 or WE going high tWR(2)
applied in case a write ends as CS2 going to low.
DATA RETENTION WAVE FORM
CS1 controlled
Vee
Data Retention Mode
4.5V
2.2V
VCR
CS12:Vee - O.2V
C51
GND
CS2 controlled
Vee
Data Retention Mode
4.5V
C52
VDR
CS2$O.2V
0.4V
GND
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Philips Semiconductors Product specification
Octal D-type transparent latch; 3-state 74HC/HCT373
72132&3
Fig.4 Functional diagram.
FUNCTION TABLE
OPERATING INPUTS INTERNAL OUTPUTS
MODES OE LE Dn LATCHES Qo to Q7
enable and L H L L L
read
register L H H H H
(transparent
mode)
latch and L L I L L
read register L L h H H
latch register H X X X Z
and disable H X X X Z
outputs
Notes
1. H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the
HIGH-to-LOW LE transition
L = LOW voltage level
I = LOW voltage level one set-up time prior to the
HIGH-to-LOW LE transition
X = don't care
Z = high impedance OFF-state
LE
D
Fig.6 Logic diagram.
LE lZIIO"'.1
Oe 7213215 07
Fig.5 Logic diagram (one latch).
LE
a,
September 1993 4
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Philips Semiconductors Preliminary specification
CAN controller interface PCA82C250
FUNCTIONAL DESCRIPTION
The PCA82C250 is the interface between the CAN
protocol controller and the physical bus. It is primarily
intended for high-speed applications (up to 1 Mbaud) in
cars. The device provides differential transmit capability to
the bus and differential receive capability to the CAN
controller. It is fully compatible with the "ISO/DIS 11898"
standard.
A current limiting circuit protects the transmitter output
stage against short-circuit to positive and negative battery
voltage. Although the power dissipation is increased
during this fault condition, this feature will prevent
destruction of the transmitter output stage.
If the junction temperature exceeds a value of
approximately 160 aC, the limiting current of both
transmitter outputs is decreased. Because the transmitter
is responsible for the major part of the power dissipation,
this will result in a reduced power dissipation and hence a
lower chip temperature. All other parts of the IC will remain
in operation. The thermal protection is particularly needed
when a bus line is short-circuited.
The CANH and CANL lines are also protected against
electrical transients which may occur in an automotive
environment. Pin 8 (Rs) allows three different modes of
operation to be selected: high-speed, slope control
or standby.
Table 1 Truth table of CAN transceiver
For high-speed operation, the transmitter output
transistors are simply switched on and off as fast as
possible. In this mode, no measures are taken to limit the
rise and fall slope. Use of a shielded cable is
recommended to avoid RFI problems. The high-speed
mode is selected by connecting pin 8 to ground.
For lower speeds or shorter bus length, an unshielded
twisted pair or a parallel pair of wires can be used for the
bus. To reduce RFI, the rise and fall slope should be
limited. The rise and fall slope can be programmed with a
resistor connected from pin 8 to ground. The slope is
proportional to the current output at pin 8.
If a HIGH level is applied to pin 8, the circuit enters a low
current standby mode. In this mode, the transmitter is
switched off and the receiver is switched to a low current.
If dominant bits are detected (differential bus voltage
>0.9 V), RxD will be switched to a LOW level. The
microcontrolIer should react to this condition by switching
the transceiver back to normal operation (via pin 8).
Because the receiver is slow in standby mode, the first
message will be lost.
SUPPLY TxD CANH CANL BUS STATE RxD
4.5 to 5.5 V 0 HIGH LOW dominant 0
4.5 to 5.5 V 1 (or floating) floating floating recessive 1
<2 V (not powered) X floating floating recessive X
2 V < Vee < 4.5 V >0.75Vce floating floating recessive X
2 V < Vee < 4.5 V X floating if floating if recessive X
VRs> 0.75Vee VRs > 0.75Vce
Table 2 Rs (pin 8) summary
CONDITION FORCED AT Rs MODE
RESULTING VOLTAGE OR
CURRENT AT Rs
VRs > 0.75Vee standby IRs< 110 ~I
-10~<IRs<-200~ slope control O.4Vee < VRs< 0.6Vee
VRs < 0.3Vee high-speed IRs< -500 ~
1997 Oct 21 4
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